



# **RAGE™ IIC and ATI-VT4** Register Reference Guide

---

## Technical Reference Manual P/N: RRG-G03600 Rev 1.01

© 1998 ATI Technologies Inc.

The information contained in this document has been carefully checked and is believed to be entirely reliable. No responsibility is assumed for inaccuracies. ATI reserves the right to make changes at any time to improve design and supply the best product possible.

All rights reserved. This document is subject to change without notice and is not to be reproduced or distributed in any form or by any means without prior permission in writing from ATI Technologies Inc.

**ATI, VGA Wonder, mach8, mach32, mach64, 3D RAGE, 8514ULTRA, GRAPHICS ULTRA, GRAPHICS VANTAGE, GRAPHICS ULTRA+, GRAPHICS ULTRA PRO, GRAPHICS PRO TURBO 1600, GRAPHICS PRO TURBO, GRAPHICS XPRESSION, WINTURBO, and WINBOOST** are trademarks of ATI Technologies Inc. All other trademarks and product names are properties of their respective owners.

---

## Record of Revisions

Release	Date	Description of Changes
0.01	Nov. 97	First Draft
0.02	Dec. 97	Second Draft
1.00	Feb. 98	Release
1.01	May 98	General Updates

## Related Manuals

### ***RAGE IIC and ATI-VT4 series***

- RAGE™ IIC and ATI-VT4 Graphics Controller Specifications (GCS-C03600)
- RAGE™ IIC and ATI-VT4 Register Reference Guide (RRG-G03600)

# Table of Contents

## **Chapter 1: Introduction**

1.1 Scope.....	1-1
1.2 Contents .....	1-1
1.3 Notations and Conventions .....	1-2
1.3.1 Mnemonics.....	1-2
1.3.2 Numeric Representations .....	1-3
1.3.3 Register Description Format .....	1-3
1.3.4 Acronyms.....	1-4

## **Chapter 2: Overview and Memory Mapping**

2.1 General Classification.....	2-1
2.1.1 Setup and Control Registers .....	2-2
2.1.2 Accelerator CRTC and DAC Registers .....	2-2
2.1.3 Draw Engine Trajectory Registers.....	2-3
2.1.4 Draw Engine Control Registers .....	2-3
2.1.5 Bus Mastering Registers .....	2-3
2.1.6 PCI Configuration Space Registers .....	2-4
2.1.7 VGA Registers .....	2-4
2.2 Memory Mapping .....	2-5
2.2.1 Mapping Model.....	2-5
2.2.2 Accessing Bytes, Words, and Dwords.....	2-7
2.2.3 Non-Intel Based Memory Mapping .....	2-8
2.3 Mapping Modes .....	2-9
2.3.1 Linear Aperture Mapping .....	2-9
2.3.2 VGA Aperture Mapping .....	2-12
2.4 Determining Mapped Addresses.....	2-14
2.4.1 Memory Address.....	2-14
2.4.2 I/O Base Address .....	2-16
2.4.3 Absolute I/O Address.....	2-16

## **Chapter 3: Cross Reference Tables**

3.1 Listing by Address .....	3-2
3.2 Listing by Mnemonic.....	3-7

## **Chapter 4: Display and Configuration**

4.1 Setup and Control Registers .....	4-1
4.1.1 General I/O Control .....	4-1
4.1.2 Scratch Pad .....	4-3
4.1.3 Bus Control .....	4-4
4.1.4 Memory Buffer Control .....	4-8
4.1.5 Memory Control .....	4-12
4.1.6 Test and Debug .....	4-20
4.1.7 Configuration .....	4-24
4.2 Accelerator CRTC and DAC Registers .....	4-31
4.2.1 Accelerator CRTC .....	4-31
4.2.2 Overscan .....	4-40
4.2.3 Hardware Cursor.....	4-42
4.2.4 Clock Control.....	4-47
4.2.5 PLL Control .....	4-48
4.2.6 DAC Control.....	4-60

## **Chapter 5: GUI Draw Engine**

5.1 Draw Engine Trajectory Registers.....	5-1
5.1.1 Destination Trajectory .....	5-1
5.1.2 Source Trajectory.....	5-18
5.2 Draw Engine Control Registers .....	5-30
5.2.1 Host Data .....	5-30
5.2.2 Pattern .....	5-32
5.2.3 Scissors .....	5-36
5.2.4 Data Path.....	5-40
5.2.5 Color Compare.....	5-53
5.2.6 Command FIFO .....	5-56
5.2.7 Context Control.....	5-58

---

5.2.8	Draw Engine Composite Control.....	5-60
5.2.9	Draw Engine Status .....	5-63

## ***Chapter 6: Host Interface***

6.1	PCI Configuration Space Registers .....	6-1
6.2	Bus Mastering Registers .....	6-8
6.2.1	System Bus Mastering .....	6-8
6.2.2	Draw Engine Bus Mastering.....	6-10

## ***Chapter 7: VGA-Compatible Registers***

7.1	VGA Compatible Registers Summary – By I/O Port .....	7-1
7.2	VGA CRT Controller Registers.....	7-5
7.3	VGA Attribute Controller Registers .....	7-17
7.4	General VGA Status and Configuration Registers .....	7-22
7.5	VGA Sequencer Registers .....	7-26
7.6	VGA DAC Registers .....	7-30
7.7	VGA Graphics Controller Registers .....	7-31

This page intentionally left blank.

## 1.1 Scope

This document serves as a register reference guide to the RAGE IIC and ATI-264VT4 chips.

## 1.2 Contents

This document is organized into 7 chapters.

*Chapter 1* outlines the contents of this document and explains the notations and conventions used throughout.

*Chapter 2* gives an overview of the registers and describes how they are memory and I/O mapped.

*Chapter 3* lists the accelerator registers (described in Chapters 4, 5, 6, 7 and 8) in two tables by register name (mnemonic) and by address. For ease of reference, both tables feature a page number column (hypertext linked in the online document) which helps to locate quickly any of the registers.

*Chapter 4* describes the 2D Accelerator registers which include:

- Setup and Control registers
- Accelerator CRTIC and DAC registers

*Chapter 5* describes the GUI Engine registers.

*Chapter 6* describes Host Interface registers which include:

- PCI Configuration Space registers
- System Bus Mastering registers
- Draw Engine Bus Mastering registers

*Chapter 7* details the VGA-Compatible registers.

## 1.3 Notations and Conventions

### 1.3.1 Mnemonics

Mnemonics are expressed in upper-case and are used throughout this document in place of hardware register names and field names. The naming conventions for registers and bit fields are as indicated below:

- REGISTER\_MNEMONIC

For example, CONFIG\_CHIP\_ID is the mnemonic for the Configuration Chip ID register.

- REGISTER\_MNEMONIC[Bit\_Numbers] or
- FIELD\_NAME@REGISTER\_MNEMONIC

For example, CONFIG\_CHIP\_ID[15:0] refers to the bit field that occupies bit positions 0 through 15 within this register.


CFG\_CHIP\_TYPE@CONFIG\_CHIP\_ID is the alternative to the above, but it gives the field name CFG\_CHIP\_TYPE ( Product Type Code) instead of the bits position.

### 1.3.2 Numeric Representations

- Hexadecimal numbers are appended with “h” whenever there is a risk of ambiguity. Other numbers are assumed to be in decimal.
- Several signals of identical function are sometimes described by a single expression in which the part of the signal name that differs is shown in parentheses [ ]. For example, the four Select signals — SEL0#, SEL1#, SEL2#, and SEL3# — are represented by the single expression SEL[0-3]#.

### 1.3.3 Register Description Format

All registers in this document are described in the same or similar format as shown by the self-explained sample below.



## 1.3.4 Acronyms

Standard acronyms or abbreviations used in the literature are presumed known and therefore freely used without any explanation. When in doubt, refer to Table 1-1 below for a quick check. Less frequently used or ATI-specific acronyms will be accompanied by the full expression when appearing for the first time in the document.

**Table 1-1**

<b>Acronym</b>	<b>Full Expression</b>
AGP	Accelerated Graphics Port
AMC	ATI Multimedia Channel
BIOS	basic input/output system
bpp	bits per pixel
DAC	digital-to-analog converter
EDO RAM	Extended Data Output RAM
FIFO	first in first out
GUI	graphical user interface
I <sup>2</sup> C	inter IC's communication
I/O	input/output
MPEG	Motion Picture Experts Group
MPP	Multimedia Peripheral Port
PCI	Peripheral Component Interconnect
PLL	phase-locked loop
POST	power-on self-test
RAMDAC	RAM digital-to-analog converter
RGB	red-green-blue (may refer to a color encoding scheme or a video signal)
R/W	read/write
SDRAM	Synchronous DRAM
SGRAM	Synchronous Graphics RAM
VGA	Video Graphics Array
YUV	A color encoding scheme, no direct correspondence to the letters

# Chapter 2

## Overview and Memory Mapping

---

### 2.1 General Classification

For ease of discussion and reference, the registers are grouped into the following main classes according to their functionality:

- Setup and Control registers
- Accelerator CRTC and DAC registers
- GUI registers
- Scaling and 3D Operations registers (descriptions not available)
- Multimedia registers (descriptions not available)
- Bus Mastering registers
- PCI Configuration Space registers
- VGA registers

Note that these are general register classes only. There may be instances when specific bit fields of the same register may belong to a different class register. When this happens, it is noted in the register description.

Only registers in the first seven classes are tabulated in the two summaries in Chapter 3; PCI and VGA registers must be looked up from within their own chapters (6 and 7 respectively).

The following is an overview of all the registers. As can be seen, some classes are further divided into sub-groups.

## 2.1.1 Setup and Control Registers

Setup and Control registers are memory mapped and aliased at an I/O address. Most of these registers are initialized only once at boot time. They are further divided into:

- **General I/O Control register** — used to configure the General Purpose I/O pins on the accelerator chip.
- **Scratch Pad registers** — used for general purpose storage for the adapter ROM and for communicating the adapter ROM segment location to host applications. In test modes, these registers are used for chip diagnostics.
- **Bus Control register** — used to configure the on-chip bus interface unit.
- **Memory registers** — used to configure the memory interfaces.
- **Test and Debug registers** — used for chip diagnostics and hardware debugging.
- **Configuration registers** — used to configure the aperture and to read the current board configuration.

## 2.1.2 Accelerator CRTC and DAC Registers

Accelerator CRTC and DAC Registers are memory mapped and aliased at an I/O address. (Note that accelerator CRTC registers are not the same as the VGA CRTC registers.) They are further divided into the following groups:

- **Accelerator CRTC registers** — used to configure the CRT controller.
- **Clock Control register** — used to configure the pixel clock.
- **PLL registers** — accessed indirectly through the Clock Control register.
- **DAC Control registers** — used to configure the DAC.
- **Overscan registers** — used to configure overscan borders.
- **Hardware Cursor registers** — used to define and move the hardware cursor.

## 2.1.3 Draw Engine Trajectory Registers

Draw Engine Trajectory Registers are memory mapped. They set up the source and destination trajectories and initiate draw operations. They are divided into two groups:

- **Destination Trajectory registers** — used to define the region in which pixels are drawn. The region may be a line, a rectangular, or a trapezoidal area.
- **Source Trajectory registers** — used to define a rectangular region from which pixel data is taken. The pixel data may be used as a monochrome or color pixel source, or a polygon fill mask.

## 2.1.4 Draw Engine Control Registers

Draw Engine Control Registers are memory mapped. They set up the source pixel data, the draw engine data path, and the destination mixing logic. They are divided into the following groups:

- **Host Data registers** — used for transferring data from the host to the draw engine.
- **Pattern registers** — used to enable and define fixed patterns.
- **Scissor registers** — used to define a draw region.
- **Data Path registers** — used to configure the data path and ALU.
- **Color Compare registers** — used to configure the source or destination color compare.
- **Command FIFO Status register** — used to report the status of the command FIFO.
- **Draw Engine Composite Control register** — abbreviated composites of other draw engine control registers.
- **Draw Engine Status register** — used to report the current state of the draw engine.

## 2.1.5 Bus Mastering Registers

The RAGE IIC provides full support for bus mastering to and from system memory. In other words, it is capable of reading system memory and transferring data to the frame buffer as well as writing frame buffer memory out to system memory. Bus

mastering operations are invoked either through the bus master system table or via the GUI Draw Engine.

- **Draw Engine Bus Mastering registers** — used to specify register address/data for bus mastering operations invoked through the Draw Engine.
- **System Bus Mastering registers** — used to control and determine the status of all the bus mastering operations.

## 2.1.6 PCI Configuration Space Registers

The PCI Configuration Space registers determine the host bus configuration during system reset. For the RAGE IIC, the internal Host Bus interface has been optimized to support the PCI Version 2.1 bus configuration, providing full 32-bit memory and I/O operations.

## 2.1.7 VGA Registers

The VGA registers provide register-level compatibility with the IBM VGA display adapter. The VGA and accelerator registers are completely segregated from each other, and their functions are mutually exclusive.

Note that the ATI VGA extended registers, available with the *mach64* GX family (through 1CEh to 1CFh), are no longer included in the RAGE IIC.

## 2.2 Memory Mapping

The RAGE IIC uses a fully memory mapped programming model. All registers (except DAC\_REGS, which is made up of a group of four 8-bit registers) are 32-bit wide and numbered from 0h to FFh. They are memory mapped into two 1K-blocks — block ‘0’ and block ‘1’ (see Fig 2.1 next page).

### 2.2.1 Mapping Model

In terms of memory mapping, the registers can be grouped into six major categories as shown below.


**Table 2-1**

Register Group	Purpose
PCI POS registers	PCI bus configuration
VGA registers	Registers for VGA compatibility
Display and Configuration	Accelerator mode registers the BIOS needs to access
GUI registers	2D and 3D draw engine registers
Multimedia registers	For video capture, overlay and multimedia port
PLL registers	Clock synthesis and clock source control

- The PCI POS registers exist only in the PCI configuration space.
- VGA registers are mapped to the standard VGA addresses in the I/O space.
- The Accelerator registers (non-VGA) use apertures in both I/O and memory space. All accelerator registers are visible in the memory space, but only a subset is mapped to the I/O space.
- All 2D and 3D draw engine registers are memory mapped to Block ‘0’, with Dword offsets between 40h and FFh inclusive. These registers are written through a command FIFO and are read directly.
- The multimedia registers are memory mapped to Block ‘1’, with Dword offsets between 00h and FFh inclusive. Some selected multimedia registers also appear in the I/O space, but with different offsets for I/O and memory.
- The PLL registers are accessed indirectly through the CLOCK\_CNTL register.

Registers not associated with the 2D and 3D draw engines and multimedia are generally used for display and configuration purposes. These registers, numbered from 00h to 3Fh, are directly readable and writeable. In addition to being memory mapped, they are also mapped into a single continuous I/O block (referred to as “block” or “relocatable” I/O) which starts at the I/O base address specified in the PCI Configuration registers. This allows the registers to be accessed at I/O addresses aliased to offsets from the base I/O address. For block I/O, the I/O base address can be located anywhere within the 64K I/O space.

Note that Sparse I/O decoding is **not** supported by the RAGE IIC.



Aperture Base address can be located anywhere in the shaded region and is aligned to a multiple of 16MB.

**Figure 2-1 Typical Organization of Aperture Within Host Address Space**

The table below summarizes the mapping of the register groups to memory and to the I/O space.

Table 2-2

Register Group	I/O Mapping	Memory Mapping	Comments
PCI configuration	No	No	Accessed with configuration cycles
VGA	Yes	No	VGA standard addresses
Display and Configuration	00h to 3Fh	0_00h to 0_3Fh	Same offset for I/O and memory
GUI	No	0_40h to 0_FFh	Memory mapped only
Multimedia registers	some in 00h to 3Fh	1_00h to 1_FFh	Some selected registers in I/O space, but different offsets for I/O and memory
PLL	24h	0_24h	Accessed indirectly through CLOCK_CNTL register

## 2.2.2 Accessing Bytes, Words, and Dwords

The table below indicates which register groups may be accessed as bytes, words, or Dwords.

Table 2-3

Register Group	Byte Addressing	Word Addressing	Dword Addressing
PCI POS registers	Yes	Yes	Yes
VGA registers	Yes	Note 1	Note 1
Display & Configuration	Yes	Yes, note 2	Yes, note 2
GUI registers	No	No	Yes
Multimedia registers	No, note 3	No, note 3	Yes
PLL registers	Yes	No	No

### Notes:

- If two or four VGA registers are continuous in the I/O space, 16 or 32 cycles may be used. The cycle will be broken up internally into 2 or 4 sequential cycles starting with the lowest address first.

- The DAC\_REGS register is actually four 8-bit registers. Word or Dword cycles will be broken up internally into 2 or 4 sequential cycles starting with the lowest address first.
- The multimedia registers that appear in I/O space are Dword-only registers. This means 32 bit IN or OUT operations must be used.
- When trying to access only a byte or word of a 32 bit register, simply add 1, 2 or 3 to the absolute address calculated as shown earlier.
- It is not recommended to perform word or Dword cycles that span a Dword boundary. This will not work correctly in all cases.

### 2.2.3 Non-Intel Based Memory Mapping

When incorporating the RAGE IIC into a non-Intel platform (such as the Apple Power Macintosh), make sure the platform conforms to the PCI specification. For information on how to configure the RAGE IIC in non-Intel environments, refer to Chapter 2 of the *mach64 Programmer's Guide*.

## 2.3 Mapping Modes

Depending on the system configuration, the RAGE IIC operates in either of two selectable register mapping modes – Linear Aperture mode or VGA Aperture mode. The Linear Aperture mode is optimized for PCI configurations, while the VGA Aperture mode is used for backward compatibility to ISA-based systems. The Linear Aperture mode requires that the Linear Aperture be enabled, while the VGA aperture mode requires that the VGA portion of the chip be enabled. All registers are mapped relative to the top of the defined memory aperture.

### 2.3.1 Linear Aperture Mapping


In Linear Aperture mode, a large linear (primary) memory aperture and a small auxiliary register aperture are set up. The primary aperture size is fixed at 2x8 MB, and that of the auxiliary register aperture is 4 KB. The latter is used exclusively for register access (no mapping to the frame buffer) and is always enabled.

#### Primary Aperture

This aperture maps the entire frame buffer into the system memory address space. The memory mapped registers are optionally visible at the top of the first 8 MB of the primary linear aperture.

The aperture position is set by the system BIOS at configuration time through the Base Address registers in the PCI configuration space (see [Chapter 6](#)). The aperture size and position can also be read from the read-only [CONFIG\\_CNTL](#) register.

For the primary aperture, register Block '0' (CT-compatible block) is located in the top 1K of the first 8 MB, and register Block '1' (multimedia extensions) is 1K below Block '0'. The figure below shows the positions of register Block '0' and register Block '1' in a typical primary aperture configuration.



**Figure 2-2 Primary Linear Aperture Register Map**

The table below defines the register block offset within the linear aperture. “N/A” indicates that the registers are not visible with those settings. Reads or writes to those addresses will go to the frame buffer memory.


**Table 2-4**

BUS_APER_REG_DIS @BUS_CNTL	BUS_EXT_REG_EN @BUS_CNTL	Register Block 0 Offset	Register Block 1 Offset
1	X	N/A	N/A
0	0	7FFC00	N/A
0	1	7FFC00	7FF800

## Auxillary Aperture

The auxillary register aperture is permanently enabled and available. All the registers in this aperture are mapped to the same offset as the primary linear register aperture (at the top of the first 8MB of the linear aperture). This aperture can be used in place of the primary aperture. The purpose of this auxillary register aperture is to allow the primary aperture to be disabled to enable access to the frame buffer memory mapped behind the memory-mapped registers. In this way, the auxiliary and the primary apertures are independent of each other.

The memory map of the auxillary aperture is shown in the figure below:



**Figure 2-3 Auxiliary Register Aperture Memory Map**

In the auxiliary register aperture, the base of Block '1' is always at offset 0 and the base of Block '0' is always at offset 400h. The upper 2K of the aperture is reserved. This allows the register aperture to be 4K-aligned.

## 2.3.2 VGA Aperture Mapping

The VGA registers are completely segregated from the Accelerator registers. They provide compatibility with the IBM VGA Display Adapter. VGA apertures are 64K or 128K for standard VGA modes. VGA registers are I/O mapped only (with absolute addresses given in the descriptions in Chapter 9). They cannot be moved and are not configurable.

The VGA aperture is fixed between A0000h and BFFFFh, and the VGA I/O space is fixed at these locations — 102h, 46E8h (and some aliases), 3C0h through 3CFh (except 3CBh and 3CDh), 3B4h and 3B5h for monochrome display or 3D4h and 3D5h for color display.

In VGA aperture mode, the upper 1KB (or 2KB) of the 128KB aperture is reserved for the controller register space. The Graphics Miscellaneous Register (a VGA register) has two bits (GRPH\_ADRSEL) that control which part of the VGA aperture is enabled. The register mapping can only occur when the entire 128KB aperture is enabled, or just the top 32KB is enabled. The other two cases do not include the area from BF800h to BFFFFh, and therefore can not map the registers.




Figure 2-4 VGA Aperture Memory Map

The following table indicates the various bits that must be set to enable register mapping into the VGA aperture.

**Table 2-5**

<b>CFG_MEM_VGA_AP_EN @CONFIG_CNTL</b>	<b>BUS_EXT_REG_EN @BUS_CNTL</b>	<b>GRPH_ADRSEL @GRA06</b>	<b>Register Block 0 Base</b>	<b>Register Block 1 Base</b>
0	X	XX	N/A	N/A
X	X	01 or 10	N/A	N/A
1	0	00 or 11	BFC00	N/A
1	1	00 or 11	BFC00	BF800

## 2.4 Determining Mapped Addresses

### 2.4.1 Memory Address

The notation for the block/Dword offset (see cross-reference tables in Chapter 3) is

**MM: block#\_offset**, where:

**MM** denotes memory mapped

**block#** identifies the block that the register belongs to (0 or 1)

**offset** identifies the register Dword offset *within* the associated block, in hexadecimal

For example, the OVERLAY\_SCALE\_CNTL register address, given by **MM: 1\_09**, indicates that this register is located in register Block '1' (2K below the top of the graphics aperture) at Dword offset 9h. The Dword offset is converted to a byte offset by multiplying it by 4 (i.e., Dword offset 9h is byte offset 24h).

Note: For non-VGA registers, which are visible in both I/O and memory space, **MM** is replaced by **I/O**.

### Absolute Register Address

The memory mapped registers are visible at the top of the first 8MB of the linear aperture. With the base of the aperture located at 8 MB in memory, the absolute primary aperture register address is calculated using the formula:

$$\text{Absolute register address} = (\text{aperture\_base\_address}) + (\text{reg\_block\_offset}) + (\text{reg\_byte\_offset})$$

### Relative Register Address

The relative register address (to the base of the primary linear aperture) is calculated using the formula:

$$\text{Relative register address} = \text{register block offset} + \text{register byte offset}$$

For example, for register (OVERLAY\_SCALE\_CNTL):

```

aperture base address = 800000h
register block 1 offset = 7FF800h
    register byte offset = 24h (4*Dword offset)
Absolute register address = FFF824h
Relative register address = 7FF824h

```

## Auxiliary Aperture Register Address

An auxiliary aperture register address is calculated by:

$$\text{auxiliary register address} = (\text{aperture\_base\_address}) + (\text{reg\_block\_offset}) + (\text{reg\_byte\_offset})$$

For example:

```

aperture base address = C00000h
register Block 1 offset = 0h
    register byte offset = 24h (4*Dword offset)
Absolute register address = C00024h

```

## VGA Aperture Register Address

A VGA aperture register address is calculated by:

$$\text{Aperture register address} = (\text{register\_block\_base}) + (\text{reg\_byte\_offset})$$

For example:

```

register Block 1 base = BF800h
    register byte offset = 24h (4*Dword offset)
Absolute register address = BF824h

```

Note: All register offsets that are **not** preceded by a block number are assumed to be in Block '0'.

## 2.4.2 I/O Base Address

As mentioned earlier, all display and configuration registers not associated with the 2D/3D draw engines or multimedia are I/O mapped and have memory mapped register aliases.

To support block I/O register mapping, the RAGE IIC requests a 256 byte I/O aperture, thus allowing 64 I/O mapped registers. The registers are mapped into this continuous block, starting at the I/O base address specified in the PCI configuration registers (summarized in [Chapter 6](#)).

Since the I/O base address may be different depending on the card configuration, it cannot be assumed to be of a specific value. The easiest way to obtain the I/O base address is to call the *mach64* BIOS function 12h (see [Appendix A - BIOS Services](#), of the *mach64 Programmer's Guide* for more information).

For block I/O, the I/O base address can be of any value within a 64KB I/O space. The value is decided by the system to insure that no conflicts exist and is in accord with the Plug and Play (PnP) specification. Refer to Chapter 2 of the *mach64 Programmer's Guide* for more information on how to use this function call.

## 2.4.3 Absolute I/O Address

For display and configuration registers not associated with the 2D/3D draw engines or multimedia, the block I/O offset is given as the Dword offset (**Offset**) from the memory mapped register base address and the block I/O base address.

For block I/O, the equation for determining the Absolute I/O address is:

$$\text{Absolute I/O address} = (\text{Dword Offset} * 4) + \text{I/O base address}$$

Using SCRATCH\_REG1 as an example, the Dword offset is given by **Offset: 0\_21**. This indicates that the register is located in register Block '0' at Dword offset 21h. The Dword offset is converted to a byte offset by multiplying by 4 (therefore, Dword offset 21h is byte offset 84h). If the I/O base address = E000h and the Dword offset = 21h, the physical I/O address will be E084h.

For some I/O registers, it is necessary to access individual bytes within the 32-bit register (for example, DAC\_REGS, which is actually four 8-bit registers). In those cases, the Dword offset should be converted to a byte offset before adding the individual byte offset (0, 1, 2, or 3).

As an example, the procedure to access the DAC\_MASK byte of DAC\_REGS is shown below:

$$\text{byte offset} = \text{Dword Offset} * 4 = 30\text{h} * 4 = \text{C0h (DAC_REGS)}$$

$$\text{individual byte offset} = 2 \text{ (DAC_MASK byte)}$$

$$\text{I/O base address} = \text{E000h}$$

$$\begin{aligned} \text{Absolute I/O address} &= \text{byte offset} + \text{individual byte offset} + \text{I/O base address} \\ &= \text{C0h} + 2 + \text{E000h} = \text{E0C2h} \end{aligned}$$

This page intentionally left blank.

# Chapter 3

## Cross Reference Tables

---

This chapter comprises two register summary tables, listing all but the PCI POS and the VGA Controller registers, which are covered in Chapters 6 and 7 respectively. The first table lists the registers by address while the second by mnemonic.

The two tables offer a convenient way to locate the full description of any of the registers contained in Chapters 4, 5, and some (excluding the PCI registers) contained in Chapter 6. If you are using the online version of this document, the page numbers are hypertext linked to the register descriptions.

Note: Since the PLL registers are accessed through the Clock Control (CLOCK\_CNTL) register, they are not listed in the summary tables. To locate them, use one of the summary tables (or the Index at the end of this document) to locate CLOCK\_CNTL first, then you'll find the PLL registers described in the section following it.

### Table Notations:

- A tick (✓) in the column under the heading *Block I/O* indicates that the register is aliased at an I/O address.
- The (*h*) in the *DWORD Offset* column heading indicates that numerals are in hex.
- *R/W* means read and write, *R* means read only, and *W* means write only.

## 3.1 Listing by Address

Table 3-1

Registers by Address					
Register Class	Mnemonic	Read/ Write	Block I/O	DWORD Offset (h)	Page
<i>Accelerator CRTC</i>	CRTC_H_TOTAL_DISP	R/W	✓	0_00	4-31
	CRTC_H_SYNC_STRT_WID	R/W	✓	0_01	4-32
	CRTC_V_TOTAL_DISP	R/W	✓	0_02	4-32
	CRTC_V_SYNC_STRT_WID	R/W	✓	0_03	4-33
	CRTC_VLINE_CRNT_VLINE	R/W	✓	0_04	4-34
	CRTC_OFF_PITCH	R/W	✓	0_05	4-34
	CRTC_INT_CNTL	R/W	✓	0_06	4-35
	CRTC_GEN_CNTL	R/W	✓	0_07	4-37
<i>Memory Buffer Control</i>	DSP_CONFIG	R/W	✓	0_08	4-8
	DSP_ON_OFF	R/W	✓	0_09	4-8
	TIMER_CONFIG	R/W	✓	0_0A	4-9
	MEM_BUF_CNTL	R/W	✓	0_0B	4-9
	MEM_ADDR_CONFIG	R/W	✓	0_0D	4-11
<i>Accelerator CRTC</i>	CRT_TRAP	R/W	✓	0_0E	4-39
<i>Overscan</i>	OVR_CLR	R/W	✓	0_10	4-40
	OVR_WID_LEFT_RIGHT	R/W	✓	0_11	4-41
	OVR_WID_TOP_BOTTOM	R/W	✓	0_12	4-41
<i>Memory Buffer Control</i>	VGA_DSP_CONFIG	R/W	✓	0_13	4-10
	VGA_DSP_ON_OFF	R/W	✓	0_14	4-11
<i>Hardware Cursor</i>	CUR_CLR0	R/W	✓	0_18	4-43
	CUR_CLR1	R/W	✓	0_19	4-44
	CUR_OFFSET	R/W	✓	0_1A	4-45
	CUR_HORZ_VERT_POSN	R/W	✓	0_1B	4-45
	CUR_HORZ_VERT_OFF	R/W	✓	0_1C	4-46
<i>General I/O Control</i>	GP_IO	R/W	✓	0_1E	4-1
<i>Test and Debug</i>	HW_DEBUG	R/W	✓	0_1F	4-22

Table 3-1 (continued)

Registers by Address					
Register Class	Mnemonic	Read/Write	Block I/O	DWORD Offset (h)	Page
<i>Scratch Pad and Test</i>	SCRATCH_REG0	R/W	✓	0_20	4-3
	SCRATCH_REG1	R/W	✓	0_21	4-3
<i>Clock Control</i>	CLOCK_CNTL	R/W	✓	0_24	4-47
<i>Configuration</i>	CONFIG_STAT1	R	✓	0_25	4-28
	CONFIG_STAT2	R	✓	0_26	4-28
<i>Bus Control</i>	BUS_CNTL	R/W	✓	0_28	4-4
<i>Memory Control</i>	EXT_MEM_CNTL	R/W	✓	0_2B	4-12
	MEM_CNTL	R/W	✓	0_2C	4-16
	MEM_VGA_WP_SEL	R/W	✓	0_2D	4-18
	MEM_VGA_RP_SEL	R/W	✓	0_2E	4-19
<i>DAC Control</i>	DAC_REGS	R/W	✓	0_30	4-60
	DAC_CNTL	R/W	✓	0_31	4-61
<i>Test and Debug</i>	GEN_TEST_CNTL	R/W	✓	0_34	4-20
<i>Configuration</i>	CONFIG_CNTL	R/W	✓	0_37	4-24
	CONFIG_CHIP_ID	R	✓	0_38	4-25
	CONFIG_STAT0	R/W	✓	0_39	4-27
<i>Test and Debug</i>	CRC_SIG	R	✓	0_3A	4-22

Table 3-1 (continued)

Registers by Address					
Register Class	Mnemonic	Read/Write	Block I/O	DWORD Offset (h)	Page
<i>Draw Engine Destination Trajectory</i>	DST_OFF_PITCH	R/W	-	0_40	5-9
	DST_X	R/W	-	0_41	5-11
	DST_Y	R/W	-	0_42	5-13
	DST_Y_X (aliased at 0_4Dh, 3D)	W	-	0_43	5-14
	DST_WIDTH	R/W	-	0_44	5-10
	DST_HEIGHT	R/W	-	0_45	5-8
	DST_HEIGHT_WIDTH	W	-	0_46	5-8
	DST_X_WIDTH	W	-	0_47	5-12
	DST_BRES_LNTH (LEAD_BRES_LNTH) (aliased at 0_51h, 3D)	R/W	-	0_48	5-4
	DST_BRES_ERR	R/W	-	0_49	5-2
	DST_BRES_INC (LEAD_BRES_INC, 3D)	R/W	-	0_4A	5-3
	DST_BRES_DEC (LEAD_BRES_DEC, 3D)	R/W	-	0_4B	5-1
	DST_CNTL	R/W	-	0_4C	5-5
	DST_Y_X (aliased at 0_43h, 3D)	W	-	0_4D	5-14
	TRAIL_BRES_ERR	R/W	-	0_4E	5-14
	TRAIL_BRES_INC	R/W	-	0_4F	5-15
	TRAIL_BRES_DEC	R/W	-	0_50	5-15
	LEAD_BRES_LNTH (aliased at 0_48h, 3D)	R/W	-	0_51	5-4
	Z_OFF_PITCH	R/W	-	0_52	5-16
	Z_CNTL	R/W	-	0_53	5-16

Table 3-1 (continued)

Registers by Address					
Register Class	Mnemonic	Read/Write	Block I/O	DWORD Offset (h)	Page
<i>Draw Engine Source Trajectory</i>	SRC_OFF_PITCH	R/W	-	0_60	5-23
	SRC_X	R/W	-	0_61	5-25
	SRC_Y	R/W	-	0_62	5-26
	SRC_Y_X	W	-	0_63	5-28
	SRC_WIDTH1	R/W	-	0_64	5-24
	SRC_HEIGHT1	R/W	-	0_65	5-20
	SRC_HEIGHT1_WIDTH1	W	-	0_66	5-21
	SRC_X_START	R/W	-	0_67	5-26
	SRC_Y_START	R/W	-	0_68	5-27
	SRC_Y_X_START	W	-	0_69	5-28
	SRC_WIDTH2	R/W	-	0_6A	5-24
	SRC_HEIGHT2	R/W	-	0_6B	5-22
	SRC_HEIGHT2_WIDTH2	W	-	0_6C	5-22
	SRC_CNTL	R/W	-	0_6D	5-18
<i>Host Data</i>	HOST_DATA[15:0]	W	-	0_80-8F	5-30
	HOST_CNTL	R/W	-	0_90	5-31
<i>Pattern</i>	PAT_REG0	R/W	-	0_A0	5-34
	PAT_REG1	R/W	-	0_A1	5-34
	PAT_CNTL	R/W	-	0_A2	5-35
<i>Scissors</i>	SC_LEFT	R/W	-	0_A8	5-36
	SC_RIGHT	R/W	-	0_A9	5-37
	SC_LEFT_RIGHT	W	-	0_AA	5-37
	SC_TOP	R/W	-	0_AB	5-38
	SC_BOTTOM	R/W	-	0_AC	5-38
	SC_TOP_BOTTOM	W	-	0_AD	5-39

Table 3-1 (continued)

Registers by Address					
Register Class	Mnemonic	Read/Write	Block I/O	DWORD Offset (h)	Page
<i>Data Path</i>	DP_BKGD_CLR	R/W	-	0_B0	5-40
	DP_FOG_CLR (DP_FRGD_CLR)	R/W	-	0_B1	5-40
	DP_WRITE_MSK	R/W	-	0_B2	5-42
	DP_PIX_WIDTH	R/W	-	0_B4	5-43
	DP_MIX	R/W	-	0_B5	5-47
	DP_SRC	R/W	-	0_B6	5-53
	DP_FRGD_CLR_MIX	W	-	0_B7	5-41
	DP_FRGD_BKGD_CLR	W	-	0_B8	5-41
<i>Draw Engine Destination Trajectory</i>	DST_X_Y	W	-	0_BA	5-13
	DST_WIDTH_HEIGHT	W	-	0_BB	5-11
<i>Data Path</i>	DP_SET_GUI_ENGINE	W	-	0_BF	5-49
<i>Color Compare</i>	CLR_CMP_CLR	R/W	-	0_C0	5-54
	CLR_CMP_MSK	R/W	-	0_C1	5-54
	CLR_CMP_CNTL	R/W	-	0_C2	5-55
<i>Command FIFO</i>	FIFO_STAT	R	-	0_C4	5-56
<i>Context Control</i>	CONTEXT_MASK	R/W	-	0_C8	5-58
	CONTEXT_LOAD_CNTL	R/W	-	0_CB	5-59
<i>Engine Control</i>	GUI_TRAJ_CNTL	R/W	-	0_CC	5-60
<i>Engine Status</i>	GUI_STAT	R	-	0_CE	5-63
<i>Test and Debug</i>	CRT_HORZ_VERT_LOAD	R/W	-	1_51	4-24
<i>Command FIFO</i>	GUI_CMDFIFO_DEBUG	R/W	-	1_5C	5-57
	GUI_CMDFIFO_DATA	R	-	1_5D	5-58
	GUI_CNTL	R/W	-	1_5E	5-58

## 3.2 Listing by Mnemonic

Table 3-2

Registers by Mnemonic					
Register Class	Mnemonic	Read/Write	Block I/O	DWORD Offset (h)	Page
<i>Bus Control</i>	BUS_CNTL	R/W	✓	0_28	4-4
<i>Clock Control</i>	CLOCK_CNTL	R/W	✓	0_24	4-47
<i>Color Compare</i>	CLR_CMP_CLR	R/W	-	0_C0	5-54
	CLR_CMP_CNTL	R/W	-	0_C2	5-55
	CLR_CMP_MSK	R/W	-	0_C1	5-54
<i>Configuration</i>	CONFIG_CHIP_ID	R	✓	0_38	4-25
	CONFIG_CNTL	R/W	✓	0_37	4-24
	CONFIG_STAT0	R/W	✓	0_39	4-27
	CONFIG_STAT1	R	✓	0_25	4-28
	CONFIG_STAT2	R	✓	0_26	4-28
<i>Context Control</i>	CONTEXT_LOAD_CNTL	R/W	-	0_CB	5-59
	CONTEXT_MASK	R/W	-	0_C8	5-58
<i>Test and Debug</i>	CRC_SIG	R	✓	0_3A	4-22
	CRT_HORZ_VERT_LOAD	R/W	-	1_51	4-24
<i>Accelerator CRTC</i>	CRTC_GEN_CNTL	R/W	✓	0_07	4-37
	CRTC_H_SYNC_STRT_WID	R/W	✓	0_01	4-33
	CRTC_H_TOTAL_DISP	R/W	✓	0_00	4-32
	CRTC_INT_CNTL	R/W	✓	0_06	4-35
	CRTC_OFF_PITCH	R/W	✓	0_05	4-34
	CRTC_V_SYNC_STRT_WID	R/W	✓	0_03	4-33
	CRTC_V_TOTAL_DISP	R/W	✓	0_02	4-32
	CRTC_VLINE_CRNT_VLINE	R/W	✓	0_04	4-34
	CRT_TRAP	R/W	✓	0_0E	4-39

Table 3-2 (continued)

Registers by Mnemonic					
Register Class	Mnemonic	Read/Write	Block I/O	DWORD Offset (h)	Page
<i>Hardware Cursor</i>	CUR_CLR0	R/W	✓	0_18	4-43
	CUR_CLR1	R/W	✓	0_19	4-44
	CUR_HORZ_VERT_OFF	R/W	✓	0_1C	4-46
	CUR_HORZ_VERT_POSN	R/W	✓	0_1B	4-45
	CUR_OFFSET	R/W	✓	0_1A	4-45
<i>DAC Control</i>	DAC_CNTL	R/W	✓	0_31	4-61
	DAC_REGS	R/W	✓	0_30	4-60
<i>Data Path</i>	DP_BKGD_CLR	R/W	-	0_B0	5-40
	DP_FRGD_BKGD_CLR	W	-	0_B8	5-41
	DP_FRGD_CLR (DP_FOG_CLR, 3D)	R/W	-	0_B1	5-40
	DP_FRGD_CLR_MIX	W	-	0_B7	5-41
	DP_MIX	R/W	-	0_B5	5-47
	DP_PIX_WIDTH	R/W	-	0_B4	5-43
	DP_SET_GUI_ENGINE	W	-	0_BF	5-49
	DP_SRC	R/W	-	0_B6	5-53
	DP_WRITE_MSK	R/W	-	0_B2	5-42
<i>Memory Buffer Control</i>	DSP_CONFIG	R/W	✓	0_08	4-8
	DSP_ON_OFF	R/W	✓	0_09	4-8

Table 3-2 (continued)

Registers by Mnemonic					
Register Class	Mnemonic	Read/Write	Block I/O	DWORD Offset (h)	Page
<i>Draw Engine Destination Trajectory</i>	DST_BRES_DEC (LEAD_BRES_DEC)	R/W	-	0_4B	5-1
	DST_BRES_ERR	R/W	-	0_49	5-2
	DST_BRES_INC (LEAD_BRES_INC)	R/W	-	0_4A	5-3
	DST_BRES_LNTH (LEAD_BRES_LNTH)	R/W	-	0_48, 51	5-4
	DST_CNTL	R/W	-	0_4C	5-5
	DST_HEIGHT	R/W	-	0_45	5-8
	DST_HEIGHT_WIDTH	W	-	0_46	5-8
	DST_OFF_PITCH	R/W	-	0_40	5-9
	DST_WIDTH	R/W	-	0_44	5-10
	DST_WIDTH_HEIGHT	W	-	0_BB	5-11
	DST_X	R/W	-	0_41	5-11
	DST_X_WIDTH	W	-	0_47	5-12
	DST_X_Y	W	-	0_BA	5-13
	DST_Y	R/W	-	0_42	5-13
DST_Y_X	W	-	0_43, 4D	5-14	
<i>Memory Control</i>	EXT_MEM_CNTL	R/W	✓	0_2B	4-12
<i>Command FIFO</i>	FIFO_STAT	R	-	0_C4	5-56
<i>Test and Debug</i>	GEN_TEST_CNTL	R/W	✓	0_34	4-20
<i>General I/O Control</i>	GP_IO	R/W	-	0_1E	4-1
<i>Command FIFO</i>	GUI_CMDFIFO_DEBUG	R/W	-	1_5C	5-57
	GUI_CMDFIFO_DATA	R	-	1_5D	5-58
	GUI_CNTL	R/W	-	1_5E	5-58
<i>Engine Status</i>	GUI_STAT	R	-	0_CE	5-63
<i>Engine Control</i>	GUI_TRAJ_CNTL	R/W	-	0_CC	5-60
<i>Host Data</i>	HOST_CNTL	R/W	-	0_90	5-31
	HOST_DATA[15:0]	W	-	0_80-8F	5-30
<i>Test and Debug</i>	HW_DEBUG	R/W	✓	0_1F	4-22

Table 3-2 (continued)

Registers by Mnemonic					
Register Class	Mnemonic	Read/Write	Block I/O	DWORD Offset (h)	Page
<i>Draw Engine Destination Trajectory</i>	LEAD_BRES_DEC (DST_BRES_DEC)	R/W	-	0_4B	<a href="#">5-1</a>
	LEAD_BRES_INC (DST_BRES_INC)	R/W	-	0_4A	<a href="#">5-3</a>
	LEAD_BRES_LNTH (DST_BRES_LNTH)	R/W	-	0_48, 51	<a href="#">5-4</a>
<i>Memory Buffer Control</i>	MEM_ADDR_CONFIG	R/W	✓	0_0D	<a href="#">4-11</a>
	MEM_BUF_CNTL	R/W	✓	0_0B	<a href="#">4-9</a>
<i>Memory Control</i>	MEM_CNTL	R/W	✓	0_2C	<a href="#">4-16</a>
	MEM_VGA_RP_SEL	R/W	✓	0_2E	<a href="#">4-19</a>
	MEM_VGA_WP_SEL	R/W	✓	0_2D	<a href="#">4-18</a>
<i>Overscan</i>	OVR_CLR	R/W	✓	0_10	<a href="#">4-40</a>
	OVR_WID_LEFT_RIGHT	R/W	✓	0_11	<a href="#">4-41</a>
	OVR_WID_TOP_BOTTOM	R/W	✓	0_12	<a href="#">4-41</a>
<i>Pattern</i>	PAT_CNTL	R/W	-	0_A2	<a href="#">5-35</a>
	PAT_REG0	R/W	-	0_A0	<a href="#">5-34</a>
	PAT_REG1	R/W	-	0_A1	<a href="#">5-34</a>
<i>Scissors</i>	SC_BOTTOM	R/W	-	0_AC	<a href="#">5-38</a>
	SC_LEFT	R/W	-	0_A8	<a href="#">5-36</a>
	SC_LEFT_RIGHT	W	-	0_AA	<a href="#">5-37</a>
	SC_RIGHT	R/W	-	0_A9	<a href="#">5-37</a>
	SC_TOP	R/W	-	0_AB	<a href="#">5-38</a>
	SC_TOP_BOTTOM	W	-	0_AD	<a href="#">5-39</a>
<i>Scratch Pad and Test</i>	SCRATCH_REG0	R/W	✓	0_20	<a href="#">4-3</a>
	SCRATCH_REG1	R/W	✓	0_21	<a href="#">4-3</a>

Table 3-2 (continued)

Registers by Mnemonic					
Register Class	Mnemonic	Read/Write	Block I/O	DWORD Offset (h)	Page
<i>Draw Engine Source Trajectory</i>	SRC_CNTL	R/W	-	0_6D	5-18
	SRC_HEIGHT1	R/W	-	0_65	5-20
	SRC_HEIGHT1_WIDTH1	W	-	0_66	5-21
	SRC_HEIGHT2	R/W	-	0_6B	5-22
	SRC_HEIGHT2_WIDTH2	W	-	0_6C	5-22
	SRC_OFF_PITCH	R/W	-	0_60	5-23
	SRC_WIDTH1	R/W	-	0_64	5-24
	SRC_WIDTH2	R/W	-	0_6A	5-24
	SRC_X	R/W	-	0_61	5-25
	SRC_X_START	R/W	-	0_67	5-26
	SRC_Y	R/W	-	0_62	5-26
	SRC_Y_START	R/W	-	0_68	5-27
	SRC_Y_X	W	-	0_63	5-28
	SRC_Y_X_START	W	-	0_69	5-28
<i>Memory Buffer Control</i>	TIMER_CONFIG	R/W	✓	0_0A	4-9
<i>Draw Engine Destination Trajectory</i>	TRAIL_BRES_ERR	R/W	-	0_4E	5-14
	TRAIL_BRES_INC	R/W	-	0_4F	5-15
	TRAIL_BRES_DEC	R/W	-	0_50	5-15
<i>Memory Buffer Control</i>	VGA_DSP_CONFIG	R/W	✓	0_13	4-10
	VGA_DSP_ON_OFF	R/W	✓	0_14	4-11
<i>Draw Engine Destination Trajectory</i>	Z_CNTL	R/W	-	0_53	5-16
	Z_OFF_PITCH	R/W	-	0_52	5-16

This page intentionally left blank.

# Chapter 4

## Display and Configuration

For an explanation of the notations used to describe the registers in this and the following chapters, refer to Chapter 1, section 1.3.3.

## 4.1 Setup and Control Registers

### 4.1.1 General I/O Control

		GP_IO																Offset: 0_1E															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ff	ee	dd	cc	bb	aa	z	y	x	w	v	u	t	s	r	q	p	o	n	m	l	k	j	i	h	g	f	e	d	c	b	a
a	R/W	GP_IO_0																Write/Read (DIR0 = output/input) Pin: BLANKB															
b	R/W	GP_IO_1																Write/Read (DIR1 = output/input) Pin: GIO(6)															
c	R/W	GP_IO_2																Write/Read (DIR2 = output/input) Pin: GIO(5)															
d	R/W	GP_IO_3																Write/Read (DIR3 = output/input) Pin: GIO(7)															
e	R/W	GP_IO_4																Write/Read (DIR4 = output/input) Pin: GIO(2)															
f	R/W	GP_IO_5																Write/Read (DIR5 = output/input) Pin: GIO(9)															
g	R/W	GP_IO_6																Write/Read (DIR6 = output/input) Pin: GIO(8)															
h	R/W	GP_IO_7																Write/Read (DIR7 = output/input) Pin: GIO(3)															
i	R/W	GP_IO_8																Write/Read (DIR8 = output/input) Pin: EVIDEO															
j	R/W	GP_IO_9																Write/Read (DIR9 = output/input) Pin: ESYNC															
k	R/W	GP_IO_A																Write/Read (DIRA = output/input) Pin: EDCLK															
l	R/W	GP_IO_B																Write/Read (DIRB = output/input) Pin: GIO(1)															
m	R/W	GP_IO_C																Write/Read (DIRC = output/input) Pin: GIO(0)															
n	R/W	GP_IO_D																Write/Read (DIRD = output/input) Pin: GIO(4)															
o	R/W	GP_IO_E																Write/Read (DIRE = output/input) Pin: GIO(10)															
p	R/W	GP_IO_F																Write/Read (DIRF = output/input) Pin: GIO(11)															
q	R/W	GP_IO_DIR_0																GP IO Direction: 0 = Input 1 = Output (Default = 0)															

cont'd		GP_IO																Offset: 0_1E															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ff	ee	dd	cc	bb	aa	z	y	x	w	v	u	t	s	r	q	p	o	n	m	l	k	j	i	h	g	f	e	d	c	b	a
r	R/W	GP_IO_DIR_1										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
s	R/W	GP_IO_DIR_2										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
t	R/W	GP_IO_DIR_3										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
u	R/W	GP_IO_DIR_4										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
v	R/W	GP_IO_DIR_5										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
w	R/W	GP_IO_DIR_6										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
x	R/W	GP_IO_DIR_7										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
y	R/W	GP_IO_DIR_8										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
z	R/W	GP_IO_DIR_9										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
aa	R/W	GP_IO_DIR_A										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
bb	R/W	GP_IO_DIR_B										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
cc	R/W	GP_IO_DIR_C										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
dd	R/W	GP_IO_DIR_D										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
ee	R/W	GP_IO_DIR_E										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					
ff	R/W	GP_IO_DIR_F										GP IO Direction: 0 = Input 1 = Output (Default = 0)																					

**Description**

This register specifies the data/direction for each pin (GPIO[F:0]) of the General Purpose IO bus.

**Usage**

Refer to the RAGE IIC Graphics Controller Specifications for details on the typical pin configurations used to support the various operational modes (VFC, DVS, etc.).

GP\_IO\_E is the DSF pin in SGRAM memory configurations. It only operates as GP\_IO in non-SGRAM modes (i.e., when DSF is not needed).

## 4.1.2 Scratch Pad

		SCRATCH_REG0																Offset: 0_20															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	SCRATCH_REG0																Scratch pad 0															

### Description

SCRATCH\_REG0 is a general purpose storage register. The scratch pad registers (0 and 1) may be used to allow two decoupled programs to exchange information. Typically they are used by the BIOS to pass configuration information to drivers or used for BIOS data storage.

### Usage

Only the adapter BIOS should use this register.

### See Also

SCRATCH\_REG1 on page 4-3

*mach64* Programmer's Guide:

- *Advanced Topics: Boot-time Initialization*

		SCRATCH_REG1																Offset: 0_21															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	SCRATCH_REG1																Scratch pad 1															

### Description

SCRATCH\_REG1 is a general purpose storage register. The scratch pad registers (0 and 1) may be used to allow two decoupled programs to exchange information. Typically they are used by the BIOS to pass configuration information to drivers or for BIOS data storage.

**Usage**

Only the adapter BIOS should write to this register. Applications must read it to determine the adapter BIOS segment location.

**See Also**

SCRATCH\_REG0 on page 4-3

*mach64* Programmer's Guide:

- *Advanced Topics: Boot-time Initialization*

### 4.1.3 Bus Control

		BUS_CNTL																Offset: 0_28															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		v	u	t	s	r	q	p	o	n	m	l	k		j		i		h							g	f	e	d	c	b	a	
a	R/W	BUS_DBL_RESYNC											Add 1 clock settling time to BCLK and MCLK resynchronizers (default =1)																				
b	W	BUS_MSTR_RESET											Writing a '1' to this bit resets the bus master. One shot, no need to write 0																				
c	W	BUS_FLUSH_BUF											Writing a '1' to this bit flushes data from buffer. One shot, no need to write 0.																				
d	R/W	BUS_STOP_REQ_DIS											Disable burst read requests once stop has been asserted: (default = 0) 0 = Normal 1 = Disable																				
e	R/W	BUS_APER_REG_DIS											Disable memory mapped register decoding in the linear aperture: 0 = Enable register decoding in linear aperture (default=0) 1 = Disable register decoding in linear aperture																				
f	R/W	BUS_EXTRA_PIPE_DIS											0 = Enable extra pipeline stage (default = 0) 1 = Disable extra pipeline stage																				
g	R/W	BUS_MASTER_DIS											0 =Enable bus master operation 1= Disable bus master operation																				
h	R/W	BUS_PCI_READ_RETRY_EN											Allow retry for PCI read transfers (default = 0) 0 = normal operation (reads will hold bus until complete) 1 = enable retry cycle in PCI (reads will retry when timeout counter expired)																				

cont'd		BUS_CNTL																Offset: 0_28															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		v	u	t	s	r	q	p	o	n	m	l	k	j			i	h			g						f	e	d	c	b	a	
i	R/W	BUS_PCI_WRT_RETRY_EN																Allow retry for PCI write transfers (default = 0) 0 = Normal operation (writes will hold bus until complete) 1 = Enable retry cycle in PCI (writes will retry when timeout counter expired)															
j	R/W	BUS_RETRY_WS																Control value for timeout counter. See table below for translation to actual wait states.															
k	R/W	BUS_MSTR_RD_MULT																Enable 'read multiple' command for bus master (default=0) 0 = When transfer length > cache line size reg., use 'read line' 1 = When transfer length > cache line size reg., use 'read multiple'															
l	R/W	BUS_MSTR_RD_LINE																Enable 'read line' command for bus master (default=0) 0 = Use 'read command' exclusively 1 = When transfer length > 1, use 'read line' command															
m	R/W	BUS_SUSPEND																1 = Suspend the current bus master transfer. This transfer will resume when the bit is cleared. 0 = Resume bus master transfer															
n	R	LAT16X																1 = Multiply the latency timer value by 16 0 = Use the latency timer value as is															
o	R/W	BUS_RD_DISCARD_EN																1 = Enable PCI slave read data discard (default = 0)															
p	R/W	BUS_RD_ABORT_EN																1 = Enable aborting slave's delayed read transaction (for BM conflicts)															
q	R/W	BUS_MSTR_WS																Number of wait states to allow until bus master transaction is terminated: 0 = 8 wait states 1 = 32 wait states <b>Note:</b> This is valid only when BUS_MSTR_DISCONNECT_EN is enabled															
r	R/W	BUS_EXT_REG_EN																Extended Register Block 1 Enable (default = 0): 0 = Disable extended register block 1 1 = Enable extended register block 1															
s	R/W	BUS_MSTR_DISCONNECT_EN																1 = Enable bus master disconnect after allowed wait states has elapsed (default = 0)															
t	R/W	BUS_WRT_BURST																Enable burst write transfers (default = 0) 0 = Write burst transfers disabled 1 = Write bursts enabled															
u	R/W	BUS_READ_BURST																Enable burst read transfers: 0 = Disabled 1 = Enabled															

cont'd		BUS_CNTL																Offset: 0_28															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		v	u	t	s	r	q	p	o	n	m	l	k	j		i	h							g	f	e	d	c	b	a			
v	R/W	BUS_RDY_READ_DLY											Bus memory read RDY signal delay (default = 1) 0 = No RDY delay 1 = RDY delayed 1 memory clock																				

**Description**

BUS\_CNTL is used for configuring the on-chip bus interface, controlling bus mastering, and controlling error condition interrupts.

**Usage**

Error condition flags that generate hard interrupts should be used only for software debugging and not included in the final retail software.

Other control bits in this register should be used only by the adapter ROM at boot-time.

The following table specifies conversion of the BUS\_RETRY\_WS field into actual wait states on BCLK when BUS\_PCI\_WRT\_RETRY\_EN = 1 or BUS\_PCI\_READ\_RETRY\_EN = 1.

Table 4-1

BUS_RETRY_WS	Actual Number of Clocks to TRDY or STOP	Time (@33MHz)
0	3	90 ns
1	5	150 ns
2	7	210 ns
3	8	240 ns
4	9	270 ns
5	Bh	330 ns
6	Eh	420 ns
7	Fh	470 ns
8	13h	570 ns
9	35h	1.59 $\mu$ s
Ah	57h	2.61 $\mu$ s
Bh	78h	3.6 $\mu$ s
Ch	99h	4.59 $\mu$ s
Dh	BBh	5.61 $\mu$ s
Eh	FFh	7.65 $\mu$ s
Fh	Infinite	Infinite

Note: First dataphase response = 8 clks + actual clocks from the above table.

### See Also

*mach64* Programmer's Guide:

- *Advanced Topics: Interrupts*
- *Advanced Topics: Boot-time Initialization*

### 4.1.4 Memory Buffer Control

		DSP_CONFIG																Offset: 0_08																
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
												d			c		b		a															
a	R/W	DSP_XCLKS_PER_QW										Amount of time in XCLKs that one QWORD in the display FIFO occupies																						
b	R/W	DSP_FLUSH_WB										Flush the write buffer at VSYNC: 0 = Flush at VSYNC, at threshold or on read (default) 1 = Flush at threshold or on read																						
c	R/W	DSP_LOOP_LATENCY										Display FIFO control parameter																						
d	R/W	DSP_PRECISION										Integer.fraction precision point for: DSP_XCLKS_PER_QW DSP_ON DSP_OFF																						

**Description**

DSP\_XCLKS\_PER\_QW, DSP\_LOOP\_LATENCY and DSP\_PRECISION are used to control the FIFO parameters necessary in setting up a display in extended modes.

DSP\_FLUSH\_WB determines the frequency of flushing the write buffer and should not be modified.

**Usage**

This register is used only in mode switching and should be touched only by the BIOS.

**See also**

- Advanced Topics: Display Register Setting Calculations

		DSP_ON_OFF																Offset: 0_09															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												b						a															
a	R/W	DSP_OFF										The display memory request off threshold time in terms of XCLKs																					
b	R/W	DSP_ON										The display memory request on threshold time in terms of XCLKs																					

**Description**

DSP\_ON and DSP\_OFF are used to control the FIFO parameters necessary in setting up a display in extended modes.

**Usage**

This register is used only in mode switching and should be touched only by the BIOS.

		<b>TIMER_CONFIG</b>																<b>Offset: 0_0A</b>															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							c										b								a								
a	R/W	VID_INTRA_ACCESS_TIMER																Video intra-access time for memory accesses (in XCLKs)															
b	R/W	SCL_INTRA_ACCESS_TIMER																Scaler intra-access time for memory accesses ( in XCLKs)															
c	R/W	VID_TIMER_MODE																Video timer mode: 0 = Free running (independent) 1 = Relative to end of display burst															

		<b>MEM_BUF_CNTL</b>																<b>Offset: 0_0B</b>																			
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		g				f				e				d				c								b				a							
a	R/W	Z_WB_FLUSH																Z write buffer flush: 0 = Flush when buffer is full 1-7 = Flush when [1-7] QWORDS are present in write buffer																			
b	R/W	VID_WB_FLUSH_MSB																Fourth bit of video write buffer flush: 0 = As shown in VID_WB_FLUSH 1 = Add 8 to VID_WB_FLUSH value. Limit for GT-B is 11.																			
c	R/W	SCL_MIN_BURST_LEN																Scaler minimum burst size per memory access (in QWORDS). 1-31 are legal settings, 0 not allowed.																			
d	W	INVALIDATE_RB_CACHE																Write a '1' to invalidate (clear) the readback cache																			
e	R/W	HST_WB_FLUSH																Host write buffer flush: 0 = Flush when buffer is full 1-3 = Flush when [1-3] QWORDS are present in write buffer																			

cont'd		MEM_BUF_CNTL																Offset: 0_0B															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		g				f				e				d				c								b			a				
f	R/W	VID_WB_FLUSH																Video write buffer flush. See also VID_WB_FLUSH_MSB above. 0 = Flush when buffer is full 1-7 = Flush when [1-7] QWORDS are present in write buffer															
g	R/W	GUI_WB_FLUSH																GUI write buffer flush: 0 = Flush when buffer is full 1-7 = Flush when [1-7] QWORDS are present in write buffer															

		VGA_DSP_CONFIG																Offset: 0_13															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						c								b								a											
a	R/W	VGA_DSP_XCLKS_PER_QW																Amount of time in XCLKs that one QWORD in the display FIFO occupies															
b	R/W	VGA_DSP_PREC_PCLKBY2																Integer.fraction precision point for: VGA_DSP_PREC_PCLK+1															
c	R/W	VGA_DSP_PREC_PCLK																Integer.fraction precision point for: DSP_XCLKS_PER_QW DSP_ON DSP_OFF															

**Description**

DSP\_XCLKS\_PER\_QW, DSP\_LOOP\_LATENCY and DSP\_PRECISION are used to control the FIFO parameters necessary in setting up a display in VGA modes.

DSP\_FLUSH\_WB determines the frequency of flushing the write buffer and should not be modified.

**Usage**

This register is used only in mode switching and should be touched only by the BIOS.

**See also**

- Advanced Topics: Display Register Setting Calculations

		VGA_DSP_ON_OFF																Offset: 0_14															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	R/W	VGA_DSP_OFF																The display memory request off threshold time in terms of XCLKs															
b	R/W	VGA_DSP_ON																The display memory request on threshold time in terms of XCLKs															

**Description**

DSP\_ON and DSP\_OFF are used to control the FIFO parameters necessary in setting up a display in extended mode.

**Usage**

This register is used only in mode switching and should be touched only by the BIOS.

**See also**

- Advanced Topics: Display Register Setting Calculations

		MEM_ADDR_CONFIG																Offset: 0_0D															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		c		b			a										
a	R/W	MEM_ROW_MAPPING																Row Address Mapping: (default = 0) MA: 11 10 9 8 7 6 5 4 3 2 1 0 0 = A22 A21 A11 A20 A19 A18 A17 A16 A15 A14 A13 A12 1 = A22 A11 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 2 - 7 = reserved															
b	R/W	MEM_COL_MAPPING																Column Address Mapping: (default = 0) MA: 11 10 9 8 7 6 5 4 3 2 1 0 0 = A11 A11 A11 A11 A10 A9 A8 A7 A6 A5 A4 A3 1 - 7 = reserved															

cont'd		MEM_ADDR_CONFIG																Offset: 0_0D															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																								c		b		a					
c	R/W	MEM_GROUP_SIZE																Memory group size: 00 - 2MB, 01 - 4MB, 10 - 8MB, 11 - Reserved This register field will be used in 11x8 and 12x8 SD/SGRAM configurations. Otherwise it is 00. For 11x8 SGRAM, the SGRAM's address pins will connect to our chip as follows: SGRAM's A0-A7 <=> RAGE IIC's MA0-MA7 SGRAM's A8 <=> RAGE IIC's RAS(1) SGRAM's A9-A10 <=> RAGE IIC's MA8-MA9 For 4 MB with 11x8 SGRAM, SGRAM's CS tied low. For 8 MB with 11x8 SGRAM, SGRAM's CS will be tied to RAGE IIC's CS0 and CS1.															

Table 4-2 Memory Combinations

Memory Configuration	MEM_ROW_MAPPING	MEM_COL_MAPPING	MEM_GROUP_SIZE
9x9 DRAM	0	0	0
10x8 SGRAM	0	0	0
10x9 DRAM	1	0	1
11x8 SGRAM	1	0	1

## 4.1.5 Memory Control

		EXT_MEM_CNTL																Offset: 0_2B															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		y	x	w	v	u				t	s	r	q	p	o	n	m	l	k	j	i	h	g	f	e	d	c	b	a				
a	R/W	MEM_CS																SDRAM command behaviour: 0 = every other clock, commands CS driven 1 = every clock, CS is always active (low).															

cont'd		EXT_MEM_CNTL																Offset: 0_2B															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		y	x	w	v	u				t	s	r	q	p	o	n	m	l	k	j	i	h	g	f	e	d	c	b	a				
b	R/W	MEM_SDRAM_RESET																Invokes SDRAM Reset on transition from 0 to 1 0 = Normal 1 = Reset Sends sequence to SDRAM consisting of PALL, 8 refresh, MRS After writing a '1', ensure to write a '0' before next reset. This bit has no effect in shared memory configurations.															
c	R/W	MEM_CYC_TEST																Invokes memory cycle test mode. Note that the chip will <b>NOT</b> function normally in this mode. 00 = normal operation (default) 01 = Reserved 10 = test mode initiate 11 = test mode sequence run. After test sequence finished, to run another cycle test, this field must be first reset to '10'.															
d	R/W	MEM_TILE_SELECT																SDRAM Memory Tile Boundary: 00 = No tiling 01 = 256 bytes @ 1024 byte pitch 10 = 512 bytes @ 1024 byte pitch 11 = reserved															
e	R/W	MEM_CS01_DELAY																Delay output of SGRAM chip select pins CS0 and CS1 0 = No delay 1 = Delay (about 500 ps typical)															
f	R/W	MEM_CS23_DELAY																Delay output of SGRAM chip select pins CS2 (RAS1) and CS3 (CAS1) 0 = No delay 1 = Delay (about 500 ps typical)															
g	R/W	MEM_CLK_SELECT																Selects the function of HCLK pin: 00 = SDRAM clock from DLL 01 = (reserved) 10 = XCLK 11 = inverted XCLK															
h	R/W	MEM_MDA_DRIVE																Boost drive strength of MD pins not connected to BIOS (0-31, 49-55): 0 = No boost 1 = Boost															
i	R/W	MEM_MDB_DRIVE																Boost drive strength of MD pins connected to BIOS (32-48, 56-63): 0 = No delay 1 = Delay															
j	R/W	MEM_MDE_DELAY																Delay output of even MD pins: 0 = No delay 1 = Delay															

cont'd		EXT_MEM_CNTL																Offset: 0_2B															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		y	x	w	v	u				t	s	r	q	p	o	n	m	l	k	j	i	h	g	f	e	d	c	b	a				
k	R/W	MEM_MDO_DELAY																Delay output of odd MD pins: 0 = No Delay 1 = Delay															
l	R/W	MEM_MA_DRIVE																Boost drive strength of MA pins: 0 = No boost 1 = Boost															
m	R/W	MEM_MA_DELAY																Delay output of MA pins: 0 = No boost 1 = Boost															
n	R/W	CMD_FIFO_EXTSENSE																Command FIFO mode: 0 = Normal 1 = Enable extended sense															
o	R/W	DSP_FIFO_EXTSENSE																Display FIFO mode: 0 = Normal 1 = Enable extended sense															
p	R/W	RDBUF_FIFO_EXTSENSE																Read buffer FIFO mode: 0 = Normal 1 = Enable extended sense															
q	R/W	WRBUF_FIFO_EXTSENSE																Write buffer FIFO mode: 0 = Normal 1 = Enable extended sense															
r	R/W	MEM_DQM_DELAY																Delay output of SGRAM DQM pins 0 = No delay 1 = Delay (about 500 ps typical)															
s	R/W	MEM_CNTL_DELAY																Delay output of SGRAM control pins RAS, CAS, WE, DSF 0 = No delay 1 = Delay (about 500 ps typical)															
t	R/W	MEM_MDR_DELAY																Delay input delay of MD lines (P to Y delay of MD pads) 0 = No delay 1 = Delay (about 500 ps typical)															
u	R/W	MEM_GCMRS																Mode setting for graphics controller (SDRAM): Bit (1:0)00 = Burst length of 1 (not always valid) 01 = Burst length of 2 10 = Burst length of 4 11 = Burst length of 8 Bit (2) 0 = Sequential 1 = Interleave Bit (3) 0 = Burst read and burst write 1 = Burst read and single write															

cont'd		EXT_MEM_CNTL																Offset: 0_2B															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		y	x	w	v	u				t	s	r	q	p	o	n	m	l	k	j	i	h	g	f	e	d	c	b	a				
v	R	MEM_CS_STRAP																Chip select enable/disable strap read at hardware reset. Read only. 0 = Enable CS pins (strap MD(47) to VCC) 1 = Disable CS pins (no strap on MD(47), built-in pull-down) Forced to 0 (enable) in UMA mode															
w	R/W	SDRAM_MEM_CFG																Select configuration of RAS, CAS & CS pins in SDRAM and SGRAM 0 = 2 RAS, 2 CAS, 2 CS 1 = 1 RAS, 1 CAS, 4 CS (Supported in UMC but <b>not</b> in SGS versions of VT/GT-B)															
x	R/W	MEM_ALL_PAGE_DIS																Controls all page memory cycles 0 = Enables 1 = Disables															
y	R/W	MEM_GROUP_FAULT_EN																Controls page faulting between 2 Meg groups 0 = Enables 1 = Disables															

### Description

Extended MEM\_CNTL register is used mainly for configuring the chip memory interface unit for SGRAM.

### Usage

Changes in settings to this register will not take affect until MEM\_SDRAM\_RESET is pulsed (from 0 →1). The sequence should be as follows:

1. Write EXT\_MEM\_CNTL with the desired settings, setting MEM\_SDRAM\_RESET = 0 (use read/modify/write).
2. Rewrite EXT\_MEM\_CNTL, setting MEM\_SDRAM\_RESET = 1.
3. Rewrite EXT\_MEM\_CNTL, setting MEM\_SDRAM\_RESET = 0 (clear reset bit).

In order to reset SDRAM, the following steps must be performed:

1. Set MEM\_SDRAM\_RESET to '1'
2. Set MEM\_CYC\_TEST to '10'
3. Set MEM\_CYC\_TEST to '11'. Wait at least 3ns.
4. Set MEM\_CYC\_TEST to '00'

5. Set MEM\_SDRAM\_RESET to '0'

		MEM_CNTL																Offset: 0_2C															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		m		l		k		j		i		h		g				f		e		d		c		b		a					
a	R/W	MEM_SIZE																Memory size: 0: Reserved 1: 1 Mbyte 2: Reserved 3: 2 Mbyte 4-6: Reserved 7: 4 Mbyte 9: 6 Mbyte 11: 8 Mbyte 12-15: Reserved <b>Note:</b> Only above sizes are implemented. Reserved settings are for future use according to the following: (a) Memory sizes from 0-7 increment by 1/2 MB increments (b) Memory sizes from 8-11 increment by 1 MB increments (c) Memory sizes from 12-15 increment by 2 MB increments															
b	R/W	MEM_LATENCY																Memory read data latching delay from CAS: (Typically same setting as MEM_CAS_LATENCY) 00 = 1 clock 01 = 2 clocks (DRAM setting or SDRAM CL=1) 10 = 3 clocks (SDRAM CL = 2) 11 = 4 clocks (SDRAM CL = 3)															
c	R/W	MEM_LATCH																Memory data latching mechanism: 00 = CAS feedback (DUAL CAS/Fast page mode DRAM) 01 = HCLK feedback 10 = positive edge of XCLK 11 = negative edge of XCLK															
d	R/W	MEM_TRP																RAS precharge time, or PRE to ACTV time: 00 = 2 clock 01 = 3 clock 10 = 4 clock 11 = 5 clock															
e	R/W	MEM_TRCD																RAS to CAS delay, or ACTV to CMD time: 00 = 2 clock 01 = 3 clock 10 = 4 clock 11 = 5 clock															

cont'd		MEM_CNTL																Offset: 0_2C															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		m	l	k	j					i				h		g					f		e		d		c		b		a		
f	R/W	MEM_TCRD											CAS to RAS delay 0 = no clock delay between CAS high and RAS high 1 = one clock delay between CAS high and RAS high																				
g	R/W	MEM_TRAS											RAS low minimum pulse width, or ACTV to PRE same bank: 000 = 3 clock 001 = 4 clock 010 = 5 clock 011 = 6 clock 100 = 7 clock 101 = 8 clock 110 = 9 clock 111 = 10 clock																				
h	R/W	MEM_REFRESH_DIS											0 = Enable 1 = Disable refresh																				
i	R/W	MEM_REFRESH_RATE											Set depending on XCLK frequency: 000 = 10 Mhz - 43 Mhz (1 refresh every 156 XCLK's) 001 = 44 Mhz - 49 Mhz (1 refresh every 687 XCLK's) 010 = 50 Mhz - 54 Mhz (1 refresh every 781 XCLK's) 011 = 55 Mhz - 65 Mhz (1 refresh every 859 XCLK's) 100 = 66 Mhz - 74 Mhz (1 refresh every 1031 XCLK's) 101 = 75 Mhz - 79 Mhz (1 refresh every 1171 XCLK's) 110 = 80 Mhz - 100 Mhz (1 refresh every 1250 XCLK's) 111 = 100 Mhz and above (1 refresh every 1562 XCLK's) Note: No effect in shared configurations																				
j	R/W	LOWER_APER_ENDIAN											Lower aperture 'byte endian' sense (0-8MB): (default = 0) 00 = Little endian: (no swapping) 01 = Big endian: 16 bpp swapping 10 = Big endian: 32 bpp swapping 11 = reserved																				
k	R/W	UPPER_APER_ENDIAN											Upper aperture 'byte endian' sense (8MB-16MB): (default = 0) 00 = Little endian: (no swapping) 01 = Big endian: 16 bpp swapping 10 = Big endian: 32 bpp swapping 11 = reserved																				
l	R/W	MEM_PAGE_SIZE											Memory Page Size: (default = 1) 0 = 2K 1 = 4K 2 = 8K 3 = 16K																				
m	R/W	MEM_CAS_SKEW											Skew of CAS pulse in single cycle EDO (hyperpage) with respect to internal XCLK. "00" is maximum earliest skew and "11" is same as internal XCLK.																				

**Description**

MEM\_CNTL is used for configuring the on-chip memory interface unit.

**Usage**

This register is normally configured only by the adapter ROM during the power-up initialization.

**See Also**

*mach64* Programmer’s Guide:

- *Linear Aperture: VGA Interaction*
- *Advanced Topics: Boot-time Initialization*

MEM_VGA_WP_SEL																Offset: 0_2D																	
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	R/W	MEM_VGA_WPS0																Write page pointer for lower 32 KByte aperture into 8 MByte video memory.															
b	R/W	MEM_VGA_WPS1																Write page pointer for upper 32 KByte aperture into 8 MByte video memory.															

**Description**

MEM\_VGA\_WP\_SEL contains the two write page pointers used for the two small 32K apertures at 0xA000 and 0xA800. Pages are selectable only on 32K boundaries. These write pages are independent of the read pages.

**Usage**

This register is needed only when writing to the small apertures. Small apertures are required only if the big linear aperture is not available. The big linear aperture may not be available on ISA configurations.

Apertures exist only in accelerator modes, and only if CFG\_MEM\_VGA\_AP\_EN@CONFIG\_CNTL is set. VGA apertures are not supported if CFG\_BUS\_TYPE = PCI. A 4M or 8M linear aperture must be used for PCI bus implementation.

**See Also**

CONFIG\_CNTL on page 4-24

MEM\_VGA\_RP\_SEL on page 4-19

*mach64* Programmer's Guide:

- *Getting Started: Linear Aperture vs. VGA Aperture*

		MEM_VGA_RP_SEL																Offset: 0_2E															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	R/W	MEM_VGA_RPS0																Read page pointer for lower 32 KByte aperture into 8 MByte video memory.															
b	R/W	MEM_VGA_RPS1																Read page pointer for upper 32 KByte aperture into 8 MByte video memory.															

**Description**

MEM\_VGA\_RP\_SEL contains the two read page pointers used for the two small 32K apertures at 0xA000 and 0xA800. Pages are selectable only on 32K boundaries. These read pages are independent of the write pages.

**Usage**

This register is needed only when writing to the small apertures. Small apertures are required only if the big linear aperture is not available. The big linear aperture may not be available on ISA configurations.

Apertures exist only in accelerator modes, and only if CFG\_MEM\_VGA\_AP\_EN@CONFIG\_CNTL is set. VGA apertures are not supported if CFG\_BUS\_TYPE = PCI. A 4M or 8M linear aperture must be used for PCI bus implementation.

**See Also**

CONFIG\_CNTL on page 4-24

MEM\_VGA\_WP\_SEL on page 4-18

*mach64* Programmer's Guide:

- Getting Started: Linear Aperture vs. VGA Aperture

### 4.1.6 Test and Debug

		GEN_TEST_CNTL																Offset: 0_34															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		g								f		e				d		c		b		a											
a	R/W	GEN_CUR_ENABLE								Enables hardware cursor * (default = 0)																							
b	R/W	GEN_GUI_RESETB								Resets GUI Engine on high to low transition (default = 0)																							
c	R/W	GEN_SOFT_RESET								Reset the memory controller: (default = 0) 0 = Normal 1 = Memory controller reset																							
d	R/W	GEN_TEST_VECT_MODE								Test Vector Mode (default = 0) 0 = Normal 1 = (reserved) 2 = (reserved) 3 = IDDQ Test Mode (I/O pull-ups and pull-downs disabled)																							
e	R/W	GEN_TEST_MODE								Enable test modes: 0000 Test mode disabled 0001 (reserved) 0010 (reserved) 0011 (reserved) 0100 (reserved) 0101 Video port window test 0110 Command FIFO test (Lock the FIFO) 0111 DEBUG mode select (see: GEN_DEBUG_MODE) 1000 Ring oscillator test 1001 Delay path test 1010 Register block test 1011 PLL test 1100 Palette test 1101 DAC test 1110 RAMDAC functional test 1111 (reserved)																							
f	R/W	GEN_CRC_EN								Enables the CRC signature block (default to 0)																							

cont'd		GEN_TEST_CNTL																Offset: 0_34															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		g								f		e				d		c		b	a												
g	W	GEN_DEBUG_MODE																Debug Modes: 00 - Memory cycle debug 01 - Display debug 02 - GUIENG debug (was DRAM state machine in GT-B1S1) 03 - SDRAM state machine debug 04-0F (reserved) 10 - HBIU host request signals 11 - HBIU slave state machine signals 12 - HBIU buffer control signals 13 - HBIU bus master state machine signals 14 - HBIU bus master status flags 15-1F (reserved) 20 - Top of GUIENG pipe 21 - Bottom of GUIENG pipe 22 - 3D interface to GUIENG pipe 23-FF (reserved)															

### Description

The GEN\_TEST\_CNTL register is used for general control and diagnostic control. Most of the test modes are only for use during ASIC testing or for debugging purposes. Bit 7 enables the hardware cursor. Bit 8 resets the Draw engine. Bits 16-19 enable various test modes of the ASIC. Bit 21 enables the cyclic redundancy checker (CRC). Bits 24-31 enable various debug modes of the ASIC.

### Usage

DAC configuration and memory configuration should be touched only by the adapter BIOS. Similarly, diagnostic fields should be touched only by diagnostic programs.

Application level programs should touch only GEN\_CUR\_ENABLE.

For GEN\_DEBUG\_MODE, it is required to set GPIO\_DIR1 through GPIO\_DIR1A to 1's in order to see the selected debug mode.

### See Also

*mach64* Programmer's Guide:

- *Engine Initialization: FIFO Queue: Resetting the FIFO*
- *Engine Operations: Miscellaneous Operations: Hardware Cursor*
- *Advanced Topics: Boot-time Initialization*
- *Advanced Topics: Accessing the EEPROM*
- *Advanced Topics: DAC Programming*



cont'd		HW_DEBUG																Offset: 0_1F																
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
														o	n	m				l	k	j	i				h	g	f	e	d	c	b	a
f	R/W	FAST_FILL_SCISSOR_DIS																0 = Enables fast-fill and block write scissoring 1 = Disables fast-fill and block write scissoring																
g	R/W	AUTO_BLKWRRT_COLOR_DIS																0 = Enables auto color register updates (SGRAM) 1 = Disables auto color register updates (SGRAM)																
h	R/W	HCLK_FB_SKEW																HCLK feedback skew adjustment 000 = earliest 111 = latest																
i	R/W	MEM_OE_PULLBACK																0 = Leaves OEB signal active as usual 1 = Deactivates the OEB signal one cycle early for EDO reads																
j	R/W	MEM_WE_FIX_DIS																0 = Fixes cycle where WEB signal is active one cycle too early for EDO writes 1 = Disables WEB fix																
k	R/W	CMDFIFO_SIZE_DIS																programmable command FIFO size 0 = Enables 1 = Disables																
l	R/W	GUI_BEATS_HOST																0 = Enables 1 = Disables																
m	R/W	R2W_TURNAROUND_DELAY																0 = Disables 1 = Enables the Read-to-Write turnaround one more clock cycle for EDO or SGRAM memory																
n	R/W	ENA_32BIT_DATA_BUS																0 = Disables 1 = Enables the 32-bit data bus support for 2M, 4M or 8M memory configuration																
o	R/W	ENA_FLASH_ROM																0 = Disables 1 = Enables flash ROM (FLASH_MEM strap must also be enabled)																

**Description**

This register is used for debugging hardware. The BIOS will set this register correctly and no other drivers or applications should use it.

		CRT_HORZ_VERT_LOAD																MM: 1_51															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		f	e	d	c	b																a											
a	R/W	VCNTR_VALUE																Vertical count															
b	R/W	HCNTR_VALUE																Horzional count															
c	R/W	HCNTR_LOAD																Horizontal count load															
d	R/W	VCNTR_LOAD																Vertical count load															
e	R/W	EOL_STOP																End of line stop															
f	R/W	EOF_STOP																End of field stop															

**Description**

This register affects the CRT controller, but was not put in Block 0 for backward compatibility (there is no block I/O mapping for this register).

**Usage**

It is only used for ASIC test purposes.

### 4.1.7 Configuration

		CONFIG_CNTL																Offset: 0_37															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		d																c								b	a						
a	R	CFG_MEM_AP_SIZE																Linear memory aperture size: (Default = 2) 2 = 2x8 MByte apertures others = (reserved)															
b	R/W	CFG_MEM_VGA_AP_EN																Register mapping to VGA aperture (Default = 0) 0 = Memory mapped registers not in VGA aperture 1 = Memory mapped registers available in VGA aperture															
c	R	CFG_MEM_AP_LOC																Linear memory aperture location on 16MB boundary (bits 5:0 = 00)															
d	R/W	CFG_VGA_DIS																VGA disable: (Default = 0) 0 = enable VGA if CFG_VGA_EN@CONFIG_STAT0 = 1 1 = disable VGA															

**Description**

CONFIG\_CNTL is used to configure the linear memory aperture and for soft configuration of multiple *mach64* systems. The aperture size (CFG\_MEM\_AP\_SIZE) is always set to 2x8 MB, and the location (CFG\_MEM\_AP\_LOC) is fixed by the PCI configuration space (see [Chapter 6](#)). These two fields of the CONFIG\_CNTL register are read-only for PCI systems.

**Usage**

Aperture configuration should be done in the adapter BIOS only, during an aperture service function call. Configuration data is stored in non-volatile memory. Both CFG\_CARD\_ID and CFG\_VGA\_DIS are touched only in the adapter ROM on power-up to configure the board for multiple *mach64* usage.

All offset registers are expanded to allow 8 Mb pointers, with 64-bit granularity. Texture map pointers must have byte granularity.

**See Also**

*mach64* Programmer's Guide:

- *Advanced Topics: Boot-time Initialization*

		CONFIG_CHIP_ID																Offset: 0_38															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		e		d			c			b						a																	
a	R	CFG_CHIP_TYPE																See the Device ID table under <i>Usage</i>															
b	R	CFG_CHIP_CLASS																Product class code (0x00)															
c	R	CFG_CHIP_MAJOR																Major ASIC revision number (see the following ASIC ID table)															
d	R	CFG_CHIP_FND_ID																ASIC foundry ID (000=SGS, 001=NEC, 011=UMC)															
e	R	CFG_CHIP_MINOR																Minor ASIC revision number															

**Description**

CONFIG\_CHIP\_ID is a read-only register. It returns the revision details of the queried chip. CFG\_CHIP\_TYPE (Device ID) is an alphanumeric code consisting of two ASCII codes, for example, 4742h denotes GB (see table below).

The Device ID field also appears in the PCI configuration space (see [Chapter 6](#)).

**Usage**

The 16 bits Device ID for the RAGE IIC in the PCI address 2 and CONFIG\_CHIP\_ID non-GUI register are:

**Table 4-3**

DEVICE ID	Description
4756 (GV)	PCI PQFP
4757 (GW)	AGP BGA
475A (GZ)	AGP PQFP
5656 (VV)	PCI PQFP VT4

The 8 bits at PCI address 8h are also known as the ASIC ID. The ASIC ID also appears in the CONFIG\_CHIP\_ID non-GUI register. The following is a list of ASIC IDs used to date:

**Table 4-4**

ASIC ID	Description	ASIC ID	Description
08h	NEC VT-A3	9Ah	UMC VT-B2U3
48h	NEC VT-A4	9Ah	UMC GT-B2U3
40h	SGS VT-A4	1Bh	UMC R3B/D/P-A1
01h	SGS VT-B1S1	5Bh	UMC R3B/D/P-A2
01h	SGS GT-B1S1	1Ch	UMC R3B/D/P-A3
41h	SGS GT-B1S2	5Ch	UMC R3B/D/P-A4
1Ah	UMC GT-B2U1	3Ah	UMC RAGE IIC-A12/A13
5Ah	UMC GT-B2U2	7Ah	UMC RAGE IIC-A21

**See Also**

*mach64* Programmer's Guide:

- *Getting Started: mach64 Detection: Card Detection*

		CONFIG_STAT0																Offset: 0_39															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												h	g	f						e	d	c	b	a									
a	R/W	CFG_MEM_TYPE										Memory type: 000 = Disable memory access 001 = basic DRAM 010 = EDO 011 = hyper page DRAM or EDO 100 = SDRAM 101 = SGRAM 110 = Reserved 111 = Reserved Default = Strap setting																					
b	R/W	ROM_REMAP										Remap accelerator ROM 0 = No remapping (VGA ROM at bottom of ROM) 1 = When VGA disable, accelerator ROM mapped to first 8k Default = Strap setting																					
c	R/W	CFG_VGA_EN										Strap to enable/disable VGA mode 0 = Disable VGA 1 = Enable VGA if CFG_VGA_DIS @ CONFIG_CNTL = 0 Default = Strap setting																					
d	R/W	CFG_CLOCK_EN										0 = GUI clock controlled by GUI activity 1 = GUI clock always on Default = 0																					
e	R/W	VFC_SENSE										0 = No VFC connection 1 = VFC connection detected Default = 0																					
f	R/W	BOARD_ID										Straps for board ID Default: Strap setting																					
g	R	PCI66										0 = Use BCLK 1 = Use PLL																					
h	R	PKGBGAb										0 = 256 package 1 = 208 package default with pull up																					

**Description**

This register returns the configuration of the current board.

**Usage**

This register is used by the adapter BIOS for query functions and for determining appropriate action for other function calls. It is also used for determining the initialization parameters and boot-times.

**See Also**

*mach64* Programmer's Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Manual Mode Switching*

The registers CONFIG\_STAT1 and CONFIG\_STAT2 below are Read Only and contain the latched value of the MD pins [31:0] and MD pins [63:32] respectively.

<b>CONFIG_STAT1</b>																<b>Offset: 0_25</b>																
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	c								b								a															
a	R	SUBSYS_DEV_ID								PCI subsystem Device ID (See also PCI register 2E)																						
b	R	SUBSYS_VEN_ID (15:0)								PCI subsystem Vendor ID (See also PCI register 2C-2D)																						
c	R	DIMM_TYPE								See Intel DIMM spec																						

<b>CONFIG_STAT2</b>																<b>Offset: 0_26</b>																
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	q	p	o	n	m	l	k	j	i	h	g	f	e	d	c	b	a															
a	R	FLASH_MEM								Video BIOS installed in writeable flash memory																						
b	R	AGPVCOGAIN(1:0)								VCO Gain 00 = 10 to VCO gain (default) 01 = 11 to VCO gain 10 = 00 to VCO gain 11 = 01 to VCO gain																						
c	R	BUS_TYPE								0 = normal bus type. AGP w/ 256 BGA and PCI w/ 208 PQFP 1 = reverse bus type. PCI w/ 256 BGA																						

cont'd		CONFIG_STAT2																Offset: 0_26															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		q	p		o	n	m	l	k		j	i	h		g		f		e		d		c	b	a								
d	R	AGPSKEW(2:0)																X1 feedback phase adjustment with respect to refclk (cpuckl), straps from MD[43:41] 000 = refclk 1 tap earlier than X1 (feedback) -- default 001 = refclk 2 taps earlier than X1 (feedback) 010 = refclk 3 taps earlier than X1 (feedback) 011 = agp pll testmode, X2 is used as feedback 100 = feedback (X1) 3 taps earlier than refclk 101 = feedback (X1) 2 taps earlier than refclk 110 = feedback (X1) 1 tap earlier than refclk 111 = feedback (X1) and refclk are aligned each tap is worth 0.5 ns roughly															
e	R	X1CLKSKEW(2:0)																X1 clock phase adjustment with respect to X2, straps from MD[46:44] 000 = 0 taps (default) 001 = 1 taps 010 = 2 taps 011 = 3 taps 100 = 4 taps 101 = 5 taps 110 = 6 taps 111 = 7 taps each tap is worth 0.5 ns roughly															
f	R	CS_EN																Only used in PCI w/ 208 PQFP 0 = disable CS output 1 = enable CS output															
g	R	CFG_MEM_TYPEb																Set memory type 111 - Disable memory access 110 - DRAM 101 - EDO 100 - hper page DRAM or EDO 011 - SDRAM 010 - SGRAM 001 - Reserved 000 - Reserved															
h	R	ID_DISABLE																0 = normal 1 = IDSEL not connected															
i	R	CHGID(0)																Downgrade bit															
j	R	PREFETCH_EN																0 = pre-fetch disable 1 = pre-fetch enable															
k	R	PRE_TESTEN																0 = normal operation 1 = test mode condition															
l	R	CHGID(1)																Upgrade bit															

cont'd		CONFIG_STAT2																Offset: 0_26																			
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		q	p		o	n	m	l	k		j	i	h		g		f		e		d		c		b		a										
m	R	VFC_SENSEb																0 = when VFC connector is attached to device. 1 = when VFC connector is not attach to device. Note: An external pull-up is necessary																			
n	R	VGA_DISABLE																0 = VGA enable 1 = VGA disable																			
o	R	ENINTB																0 = interrupt enable 1 = interrupt disable																			
p	R	ROM_REMAP																0 = No remapping (VGA ROM at bottom of ROM) 1 = When VGA disabled, accelerator ROM mapped to first 8K																			
q	R	IDSEL																0 = connect IDSEL to AD16 1 = connect IDSEL to AD17																			

## 4.2 Accelerator CRTC and DAC Registers

### 4.2.1 Accelerator CRTC

The registers in this group generate the horizontal sync, vertical sync, and blank signals used to position the pixel data on the display monitor. All horizontal parameters are in terms of characters (pixels\*8). All vertical parameters are in terms of lines. Accurate display centering is possible by adjusting CRTC\_HORZ\_SYNC\_DLY. A vertical blank and vertical line interrupt allows video synchronization without motion tearing artifacts. Monitor power management is controlled through CRTC\_HSYNC\_DIS and CRTC\_VSYNC\_DIS.

		CRTC_H_TOTAL_DISP																Offset: 0_00															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	R/W	CRTC_H_TOTAL																Horizontal total (pixels*8)															
b	R/W	CRTC_H_DISP																Horizontal display end (pixels*8)															

#### Description

CRTC\_H\_TOTAL\_DISP is used to specify horizontal total and horizontal displayed parameters for the accelerator CRTC. All horizontal parameters are specified in characters (pixels-times-8).

#### Usage

This register is used only for mode switching, and should be touched only by the adapter BIOS.

#### See Also

*mach64* Programmer's Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Manual Mode Switching*
- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Designing a Custom CRT Mode*
- *Appendix C, CRTC Parameters*

		CRTC_H_SYNC_STRT_WID																Offset: 0_01															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												e	d				c		b		a												
a	R/W	CRTC_H_SYNC_STRT										Horizontal sync start (pixels*8)																					
b	R/W	CRTC_H_SYNC_DLY										Horizontal sync start delay in pixels																					
c	R/W	CRTC_H_SYNC_STRT_HI										High bit for Horizontal sync start																					
d	R/W	CRTC_H_SYNC_WID										Horizontal sync width (pixels*8)																					
e	R/W	CRTC_H_SYNC_POL										Horizontal sync polarity (1 -> active low)																					

**Description**

CRTC\_H\_SYNC\_STRT\_WID specifies the horizontal sync attributes for the accelerator CRTC. All horizontal parameters are specified in characters (pixels-times-8).

**Usage**

This register is used only for mode switching and should be touched only by the adapter BIOS.

**See Also**

*mach64* Programmer’s Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Manual Mode Switching*
- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Designing a Custom CRT Mode*
- *Appendix C, CRTC Parameters*

		CRTC_V_TOTAL_DISP																Offset: 0_02															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												b						a															
a	R/W	CRTC_V_TOTAL										Vertical total																					
b	R/W	CRTC_V_DISP										Vertical display end																					

**Description**

CRTC\_V\_TOTAL\_DISP is used to specify vertical total and vertical displayed parameters for the accelerator CRTC. All vertical parameters are specified in lines.

**Usage**

This register is used only for mode switching, and should be touched only by the adapter BIOS.

**See Also**

*mach64* Programmer's Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Manual Mode Switching*
- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Designing a Custom CRT Mode*
- *Appendix C, CRTC Parameters*

		CRTC_V_SYNC_STRT_WID																Offset: 0_03															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												c	b						a														
a	R/W	CRTC_V_SYNC_STRT										Vertical sync start																					
b	R/W	CRTC_V_SYNC_WID										Vertical sync width																					
c	R/W	CRTC_V_SYNC_POL										Vertical sync polarity (1 -> active low)																					

**Description**

CRTC\_V\_SYNC\_STRT\_WID specifies the vertical sync attributes for the accelerator CRTC. All vertical parameters are specified in lines.

**Usage**

This register is used only for mode switching, and should be touched only by the adapter BIOS.

**See Also**

*mach64* Programmer's Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Manual Mode Switching*
- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Designing a Custom CRT Mode*

- Appendix C, CRTC Parameters

		CRTC_VLINE_CRNT_VLINE																Offset: 0_04															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	R/W	CRTC_VLINE																Vertical line at which vertical line interrupt is triggered.															
b	R	CRTC_CRNT_VLINE																Current vertical line.															

**Description**

The CRTC\_VLINE field determines the line at which a CRTC interrupt will be triggered if the interrupts are enabled. The CRTC\_CRNT\_VLINE field is read-only. It returns the current value of the accelerator CRTC vertical line counter.

**Usage**

This register is used only in applications that require synchronization to the CRTC, such as smooth animation.

**See Also**

CRTC\_INT\_CNTL on page 4-35

*mach64* Programmer’s Guide:

- *Advanced Topics: Interrupts*
- *Advanced Topics: CRT Synchronization and Animation*

		CRTC_OFF_PITCH																Offset: 0_05															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	R/W	CRTC_OFFSET																Display address offset in terms of 64 bit words.															
b	R/W	CRTC_PITCH																Display pitch in pixels*8															

**Description**

CRTC\_OFF\_PITCH is used to specify the starting memory offset and pitch of the accelerator CRTC. The pitch value must correspond exactly to the destination draw engine pitch for visible screen memory. Remember that if the memory boundary

is enabled, the offset must be set to a value above or equal to the boundary offset.

### Usage

The offset register may be used for scrolling and panning on a large desktop if the pitch is set to a value larger than the display resolution. This register may also be used for double buffering applications.

### See Also

MEM\_CNTL on page 4-16

SRC\_OFF\_PITCH on page 5-23

DST\_OFF\_PITCH on page 5-9

*mach64* Programmer's Guide:

- *Linear Aperture: VGA Interaction*
- *Advanced Topics: Scrolling and Panning*
- *Advanced Topics: CRT Synchronization and Animation: Double Buffering (Memory)*

		CRTC_INT_CNTL																Offset: 0_06															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		s r q p o n m l k j i h																g f e d c b a															
a	R	CRTC_VBLANK																Vertical blank															
b	R/W	CRTC_VBLANK_INT_EN																Vertical blank interrupt enable * (Default = 0, active high)															
c	R	CRTC_VBLANK_INT																Vertical blank interrupt* (active high)															
	W	CRTC_VBLANK_INT_AK																Vertical blank acknowledge* (1 -> clears interrupt)															
d	R/W	CRTC_VLINE_INT_EN																Vertical line interrupt enable * (Default = 0, active high)															
e	R	CRTC_VLINE_INT																Vertical line interrupt* (active high)															
	W	CRTC_VLINE_INT_AK																Vertical line interrupt acknowledge* (1-> clears interrupt)															
f	R	CRTC_VLINE_SYNC																Vertical line sync: 0 = even scan line 1 = odd scan line															
g	R	CRTC_FRAME																Interlace odd/even frame: 0 = even frame 1 = odd frame															
h	R/W	CAPBUF0_INT_EN																Continuous capture buffer 0 interrupt enable															

cont'd		CRTC_INT_CNTL																Offset: 0_06															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		s r q p o n m l k j i h																g f e d c b a															
i	R	CAPBUF0_INT																Continuous capture buffer 0 interrupt* (active high)															
	W	CAPBUF0_INT_AK																Continuous capture buffer 0* (1 -> clears interrupt)															
j	R/W	CAPBUF1_INT_EN																Continuous capture buffer 1 interrupt enable															
k	R	CAPBUF1_INT																Continuous capture buffer 1 interrupt* (active high)															
	W	CAPBUF1_INT_AK																Continuous capture buffer 1 acknowledge* (1 -> clears interrupt)															
l	R/W	OVERLAY_EOF_INT_EN																Overlay end-of-frame interrupt enable															
m	R	OVERLAY_EOF_INT																Overlay end-of-frame interrupt* (active high)															
	W	OVERLAY_EOF_INT_AK																Overlay end-of-frame acknowledge* (1 -> clears interrupt)															
n	R/W	ONESHOT_CAP_INT_EN																One-shot host capture complete interrupt enable															
o	R	ONESHOT_CAP_INT																One-shot host capture complete interrupt* (active high)															
	W	ONESHOT_CAP_INT_AK																One-shot host capture complete acknowledge* (1-> clears interrupt)															
p	R/W	BUSMASTER_EOL_INT_EN																Bus master end of system list interrupt enable															
q	R	BUSMASTER_EOL_INT																Bus master end of system list interrupt* (active high)															
	W	BUSMASTER_EOL_INT_AK																Bus master end of system list acknowledge* (1-> clears interrupt)															
r	R/W	GP_INT_EN																General Purpose I/O interrupt enable															
s	R	GP_INT																General Purpose I/O interrupt* (active high)															
	W	GP_INT_AK																General Purpose I/O acknowledge* (1-> clears interrupt)															

**Description**

CRTC\_INT\_CNTL is used for enabling and acknowledging interrupts generated by the accelerator CRTC, video capture and overlay display, and for reading the status of the CRTC.

**Usage**

Applications may use this register to achieve smooth animation, or reduce flickering and tearing.

Two separate writes are required to program this register correctly. The first write should be used to clear the appropriate interrupts (prior to enabling), the second write should then be used to enable the interrupts. Clearing and enabling of interrupts should **not** be attempted in a single write.

**See Also**

CRTC\_VLINE\_CRNT\_VLINE on page 4-34

*mach64* Programmer's Guide:

- *Advanced Topics: Interrupts*
- *Advanced Topics: CRT Synchronization and Animation*

		CRTC_GEN_CNTL																Offset: 0_07															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		u	t	s	r	q	p	o	n	m	l	k	j							i	h		g	f	e		d	c	b	a			
a	R/W	CRTC_DBL_SCAN_EN											Double scan enable																				
b	R/W	CRTC_INTERLACE_EN											Interlace enable																				
c	R/W	CRTC_HSYNC_DIS											Disables horizontal sync output																				
d	R/W	CRTC_VSYNC_DIS											Disables vertical sync output																				
e	R/W	CRTC_CSYSYNC_EN											Enables composite sync on horizontal sync output																				
f	R/W	CRTC_DISPLAY_DIS											Disables the display, forcing the blanking signal to be active																				
g	R/W	CRTC_VGA_XOVERSCAN											0 = disables overscan in VGA mode 1 = enables overscan in VGA mode																				
h	R/W	CRTC_PIX_WIDTH											Display pixel width: 0 = (reserved) 1 = 4 bpp pseudo (DAC_DIRECT must be 0) 2 = 8 bpp pseudo when DAC_DIRECT = 0, 8 bpp (3,3,2) when DAC_DIRECT = 1 3 = 15 bpp (5,5,5) 4 = 16 bpp (5,6,5) 5 = 24 bpp (8,8,8) 6 = 32 bpp (a,8,8,8) 7 = (reserved)																				
i	R/W	CRTC_BYTE_PIX_ORDER											Enables reversing the pixel order within each memory byte in 4 bpp mode. 0 = pixel order from MSNibble to LSNibble. 1 = pixel order from LSNibble to MSNibble.																				

cont'd		CRTC_GEN_CNTL																Offset: 0_07															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		u	t	s	r	q	p	o	n	m	l	k	j									i	h	g	f	e	d	c	b	a			
j	R/W	VGA_128KAP_PAGING											Enable extended aperture paging in 128K VGA aperture mode: 0 = disable (normal) 1 = enable paging through 128K aperture																				
k	R/W	VFC_SYNC_TRISTATE											0 = Normal 1 = Tri-state VFC Syncs																				
l	R/W	CRTC_LOCK_REGS											Lock extended CRTC registers from being written to: 0 = unlocked 1 = locked (read only)																				
m	R/W	CRTC_SYNC_TRISTATE											0 = Normal 1 = Tri-state Hsync & Vsync																				
n	R/W	CRTC_EXT_DISP_EN											Extended display mode enable: (Default = 0) 0 = VGA display 1 = Extended mode display																				
o	R/W	CRTC_ENABLE											Enables CRT controller: (Default = 0) 0 = resets CRTC 1 = enables CRTC																				
p	R/W	CRTC_DISP_REQ_ENB											0 = enable display requests 1 = disable display requests (Default = 1)																				
q	R/W	VGA_ATI_LINEAR											Enable linear addressing through VGA aperture 0 = disable linear addressing 1 = enable linear addressing																				
r	R/W	CRTC_VSYNC_FALL_EDGE											Select VSYNC edge to start frame sequence 0 = rising edge of VSYNC 1 = falling edge of VSYNC																				
s	R/W	VGA_TEXT_132											Extended text mode select (linear address 132 column text mode) 1 = Active 0 = Inactive																				
t	R/W	VGA_XCRT_CNT_EN											Extended CRTC display address counter enable. Active High																				
u	R/W	VGA_CUR_B_TEST											Test cursor blinking. Active High.																				

**Description**

All miscellaneous initialization bits for the accelerator CRTC are contained in CRTC\_GEN\_CNTL.

CRTC\_HSYNC\_DIS and CRTC\_VSYNC\_DIS are used specifically for the Display Power Management System (DPMS).

CRTC\_PIX\_WIDTH and CRTC\_BYTE\_PIX\_ORDER are used to specify pixel arrangement in memory. These bits correspond exactly to their respective fields in DP\_PIX\_WIDTH.

CRTC\_FIFO\_LWM is used only in DRAM configurations. It specifies the emptiness of the display FIFO that must be reached before the CRTC should get more data from memory. There is a lower limit before the display becomes corrupted. The upper limit is 15 because the size of the display FIFO is 16 entries deep. The higher the number, the greater the number of memory page faults. This leads to a decrease in available memory bandwidth, which in turn leads to a slower draw engine.

### Usage

This register is used only for mode switching and should be touched only by the adapter BIOS.

### See Also

*mach64* Programmer's Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Manual Mode Switching*
- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Designing a Custom CRT Mode*
- *Appendix C, CRTC Parameters*

		CRTC_TRAP																Offset: 0_0E															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		c		b				a																									
a	R/W	CRTC_TRAP_BASE_ADDR										Base address bits [22:12] for writing CRT trapped addresses <b>Note:</b> This implies the address is 4K aligned																					
b	R	DAC_RGB_STATE										Status of RGB DAC index reads/writes: 00 = all RGB colours written 01 = Red colour index written (await green/blue) 10 = Green colour index written (await blue) 11 = reserved																					
c	R/W	CRTC_TRAP_EN										0 = Disable VGA CRT register trapping 1 = Enable VGA CRT register trapping																					

### Usage

This register is used to trap all accesses through VGA I/O space to VGA CRTC registers or DAC palette when trapping is enabled.

## 4.2.2 Overscan

Display overscan is enabled if any of the overscan width values are non-zero. The left and right overscan widths are described in terms of pixels\*8 and the top and bottom overscan widths are described in terms of vertical lines.

The overscan color is defined by an 8-bit index and a 24-bit color. In all display modes, the 24-bit color will be used by the internal RAMDAC and displayed on the monitor attached to the RAGE IIC. Note this is always a true color that is not mapped through the palette. The 8-bit index color is used in 4 bpp and 8 bpp modes for data going out on the 8-bit feature connector. The receiving board is expected to index all 4 bpp and 8 bpp data through its own palette.

		OVR_CLR																								Offset: 0_10							
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		d								c								b								a							
a	R/W	OVR_CLR_8								Overscan color INDEX, output on feature connector in 4 and 8 bpp modes																							
b	R/W	OVR_CLR_B								Blue overscan color, to internal DAC																							
c	R/W	OVR_CLR_G								Green overscan color, to internal DAC																							
d	R/W	OVR_CLR_R								Red overscan color, to internal DAC																							

### Description

This register specifies the overscan color.

### Usage

This register should be touched only by the adapter BIOS when mode switching or by the adapter installation program for overscan configuration.

### See Also

CUR\_CLR0 on page 4-43

*mach64* Programmer's Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Designing a Custom CRT Mode*

		OVR_WID_LEFT_RIGHT																Offset: 0_11															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														b						a													
a	R/W	OVR_WID_LEFT												Left overscan width (in 8*pixels)																			
b	R/W	OVR_WID_RIGHT												Right overscan width (in 8*pixels)																			

**Description**

OVR\_WID\_LEFT\_RIGHT specifies the left and right overscan widths in characters (i.e., pixels-by-8).

**Usage**

This register should be touched only by the adapter BIOS for mode switching or by the adapter installation program for overscan configuration. The left overscan width must not exceed the horizontal back porch timing; the right overscan width must not exceed the horizontal front porch timing.

**See Also**

OVR\_WID\_TOP\_BOTTOM on page 4-41

*mach64* Programmer's Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Designing a Custom CRT Mode*

		OVR_WID_TOP_BOTTOM																Offset: 0_12															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														b						a													
a	R/W	OVR_WID_TOP												Top overscan width (in scan lines)																			
b	R/W	OVR_WID_BOTTOM												Bottom overscan width (in scan lines)																			

**Description**

OVR\_WID\_TOP\_BOTTOM specifies the top and bottom overscan widths in lines.

**Usage**

This register should be touched only by the adapter BIOS for mode switching or by the adapter installation program for overscan configuration. The top overscan

width must not exceed the vertical back porch timing; the bottom overscan width must not exceed the vertical front porch timing.

*See Also*

OVR\_WID\_LEFT\_RIGHT on page 4-41

*mach64* Programmer's Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes: Designing a Custom CRT Mode*

## 4.2.3 Hardware Cursor

The hardware cursor may be any size up to 64x64 pixels. The cursor pitch is always 64 pixels meaning the cursor definition is always 64 pixels wide although pixels outside of the visible cursor area are ignored. The cursor definition is in reverse pixel order within each byte. Once the cursor is defined, it is moved around on the screen simply by updating the cursor position. The color of the cursor pixel is defined by two bits as follows:

**Table 4-5**

2-Bit Pixel Value	Pixel Color
00	Cursor Color 0
01	Cursor Color 1
10	Transparent (current display pixel)
11	Complement ('1's complement current display pixel)

The cursor is stored as a linear block of off-screen video memory, starting at address CUR\_OFFSET. The upper left corner of the cursor is specified by CUR\_HORZ\_POSN and CUR\_VERT\_POSN. The cursor size may be decreased from 64x64 by setting CUR\_HORZ\_OFF and CUR\_VERT\_OFF to non-zero.

The two hardware cursor colors are defined by an 8 bit index and a 24 bit color. In all display modes the 24 bit color will be used by the internal RAMDAC and displayed on the monitor attached to Bedrock. Note this is always a true color that is not mapped through the palette. The 8 bit index color is used in 4 & 8bpp modes for data going out on the 8 bit feature connector. The receiving board is expected to index all 4 & 8bpp data through its own palette.

		CUR_CLR0																								Offset: 0_18							
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		d								c								b								a							
a	R/W	CUR_CLR0_8								Cursor color 0 INDEX, output on feature connector in 4 bpp and 8 bpp modes																							
b	R/W	CUR_CLR0_B								Blue cursor color 0, to internal DAC																							
c	R/W	CUR_CLR0_G								Green cursor color 0, to internal DAC																							
d	R/W	CUR_CLR0_R								Red cursor color 0, to internal DAC																							

### Description

The two hardware cursor colors are defined by an 8-bit index and a 24-bit color. CUR\_CLR0 contains color 0 for the hardware cursor. Cursor color 0 going to the internal DAC is 24 bits (CUR\_CLR0\_R, CUR\_CLR0\_G, CUR\_CLR0\_B) in all display modes. In 4 bpp and 8 bpp modes when the VESA feature connector is on, then index CUR\_CLR0\_8 is the pseudo color value for cursor color 0 on the pixel data lines of the feature connector.

The receiving board is expected to index all 4 bpp and 8 bpp data through its own palette.

### Usage

This register is used when defining the hardware cursor attributes.

### See Also

CUR\_CLR1 on page 4-44

*mach64* Programmer's Guide:

- *Engine Operations: Miscellaneous Operations: Hardware Cursor*

		CUR_CLR1																								Offset: 0_19							
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		d								c								b								a							
a	R/W	CUR_CLR1_8								Cursor color 1 INDEX, output on feature connector in 4 bpp and 8 bpp modes																							
b	R/W	CUR_CLR1_B								Blue cursor color 1, to internal DAC																							
c	R/W	CUR_CLR1_G								Green cursor color 1, to internal DAC																							
d	R/W	CUR_CLR1_R								Red cursor color 1, to internal DAC																							

**Description**

The two hardware cursor colors are defined by an 8-bit index and a 24-bit color. CUR\_CLR1 contains color 1 for the hardware cursor. Cursor color 1 going to the internal DAC is 24 bits (CUR\_CLR1\_R, CUR\_CLR1\_G, CUR\_CLR1\_B) in all display modes. In 4 bpp and 8 bpp modes when the VESA feature connector is on, then index CUR\_CLR1\_8 is the pseudo color value for cursor color 0 on the pixel data lines of the feature connector.

The receiving board is expected to index all 4 bpp and 8 bpp data through its own palette.

The color of the cursor pixel is defined by two bits as follows:

**Table 4-6**

2-Bit Pixel Value	Pixel Color
00	Cursor Color 0
01	Cursor Color 1
10	Transparent (current display pixel)
11	Complement (1's complement of current display pixel)

**Usage**

This register is used when defining the hardware cursor attributes.

**See Also**

CUR\_CLR0 on page 4-43

*mach64* Programmer's Guide:

- *Engine Operations: Miscellaneous Operations: Hardware Cursor*

		CUR_OFFSET																Offset: 0_1A															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a															
a	R/W	CUR_OFFSET																Cursor/icon address offset in terms of 64 bit words															

**Description**

CUR\_OFFSET points to the top left corner of the 64x64 cursor definition block.

**Usage**

This register is used to define the hardware cursor.

**See Also**

*mach64* Programmer's Guide:

- *Engine Operations: Miscellaneous Operations: Hardware Cursor*

		CUR_HORZ_VERT_POSN																Offset: 0_1B															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										b								a															
a	R/W	CUR_HORZ_POSN																Cursor/icon horizontal position															
b	R/W	CUR_VERT_POSN																Cursor/icon vertical position															

**Description**

CUR\_HORZ\_VERT\_POSN specifies the top left corner of the hardware cursor in the display area, referenced to the top left corner of the cursor definition area.

**Usage**

This register is used to move the hardware cursor on the screen.

**See Also**

*mach64* Programmer's Guide:

- *Engine Operations: Miscellaneous Operations: Hardware Cursor*

		CUR_HORZ_VERT_OFF																Offset: 0_1C															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	R/W	CUR_HORZ_OFF (5:0)										Cursor horizontal offset / Icon horizontal offset (5:0)																					
b	R/W	CUR_VERT_OFF (5:0)										Cursor vertical offset / Icon vertical offset (5:0)																					

**Description**

CUR\_HORZ\_VERT\_OFF specifies the offsets from the 64x64 cursor definition block where the cursor definition area is to begin.

Each cursor offset should be set such that offset = 64 - size, and each icon offset should be set such that offset = 128 - size

**Usage**

This register is used when defining the hardware cursor attributes.

**See Also**

*mach64* Programmer's Guide:

- *Engine Operations: Miscellaneous Operations: Hardware Cursor*

## 4.2.4 Clock Control

		CLOCK_CNTL																Offset: 0_24															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		d																c			b	a											
a	R/W	CLOCK_SEL																Non-VGA mode video clock frequency select. In VGA mode clock select is determined by GENMO(3:2).															
b	R/W	PLL_WR_EN																Internal clock synthesizer (PLL) register write enable. 0 = PLL_DATA is read-only 1 = PLL_DATA is read/write															
c	R/W	PLL_ADDR																Selects register in internal clock synthesizer (PLL) to read or write.															
d	R/W	PLL_DATA																Internal clock synthesizer (PLL) read/write data. See PLL_WR_EN.															

### Description

CLOCK\_CNTL is used to select a pixel clock in non-VGA modes. It is also used for programming the internal clock synthesizer (or PLL registers which are described next). The internal clock synthesizer has only 4 programmable pixel clock settings; therefore, only bits 0 and 1 of CLOCK\_SEL are used.

### Usage

This register should be touched only by the adapter BIOS when switching video modes.

### See Also

*mach64* Programmer's Guide:

- *Advanced Topics: Manual Mode Switching and Custom CRT Modes*
- *Appendix C: CRTC Parameters*
- *Appendix D: Clock Chip Reference*

## 4.2.5 PLL Control

The PLL registers are accessed indirectly through the CLOCK\_CNTL register described above. Example reads and writes of the PLL registers are given below. The address CLOCK\_CNTL0 represents bits 7:0, CLOCK\_CNTL1 bits 15:8, and CLOCK\_CNTL2 bits 23:16.

### PLL Register Read

iow8 CLOCK\_CNTL1 PLL\_ADDR ; PLL address to read (PLL\_WR\_EN = 0)

ior8 CLOCK\_CNTL2 PLL\_DATA ; data is put into variable PLL\_DATA

### PLL Register Write

iow8 CLOCK\_CNTL1 PLL\_ADDR | PLL\_WR\_EN; PLL address to write and  
PLL\_WR\_EN = 1

iow8 CLOCK\_CNTL2 PLL\_DATA; PLL data to write

### 32 bit I/O write:

iow32 CLOCK\_CNTL CLOCK\_SEL | PLL\_ADDR | PLL\_WR\_EN | PLL\_DATA

### Notes:

- PLL registers 0 and 1 control gain and duty cycle of analog PLL's. Gain bits affect lock and jitter of PLL's. These registers should only be adjusted by the BIOS.
- Oscillator is always turned on regardless of whether 14.3 or 28.4 MHz crystal is being used.
- All clock sources can be programmed to exceed the frequency limitations of the hardware. Do not attempt to program the PLL registers without a good understanding of the frequency limitations of all clock nets.
- PLL\_TEST\_CTRL and PLL\_TEST\_COUNT are used only during manufacturing tests of analog PLL's.

MPLL_CNTL									Addr: 0
BITS	7	6	5	4	3	2	1	0	
	d	c		b		a			
a	R/W	MPLL_PC_GAIN		MPLL Charge-pump gain setting					
b	R/W	MPLL_VC_GAIN		MPLL VCGEN gain setting					
c	R/W	MPLL_D_CYC		Duty cycle control for MPLL					
d	R/W	MPLL_RANGE		MPLL range control					

**Description**

Controls to MPLL analog macro.

**Usage**

Do not change the default set by BIOS.

VPLL_CNTL									Addr: 1
BITS	7	6	5	4	3	2	1	0	
	d	c		b		a			
a	R/W	VPLL_PC_GAIN		VPLL Charge-pump gain setting					
b	R/W	VPLL_VC_GAIN		VPLL VCGEN gain setting					
c	R/W	VPLL_D_CYC		Duty cycle control for VPLL					
d	R/W	VPLL_RANGE		VPLL range control					

**Description**

Controls to VPLL analog macro.

**Usage**

Do not change the default set by BIOS.

PLL_REF_DIV									Addr: 2
BITS	7	6	5	4	3	2	1	0	
	a								
a	R/W	PLL_REV_DIV		Common reference setting for MPLL and VPLL (default = 24h)					

PLL_GEN_CNTL									Addr: 3
BITS	7	6	5	4	3	2	1	0	
	f	e			d	c	b	a	
a	R/W	PLL_SLEEP		1 : Power-down MPLL and VPLL					
b	R/W	PLL_MRESET		1 : Reset MPLL					
c	R/W	OSC_EN		1 : Oscillator enable					
d	R/W	EXT_CLK_EN		1 : Force DCLK pin output to tri-state					
e	R/W	MCLK_SRC_SEL		MCLK is GUI and 3D Engine clock 000 : MCLK = PLLMCLK (MPLL primary output) 001 : MCLK = PLLMCLK/2 010 : MCLK = PLLMCLK/4 011 : MCLK = PLLMCLK/8 100 : MCLK = PLLMCLK/3 101 : MCLK = CPUCLK 110 : MCLK = SCLK HCLK (direct, no DLL) 111 : MCLK = XTALIN					
f	R/W	DLL_PWDN		0 : DLL Enabled 1 : DLL Powerdown. For full powerdown DLL_GAIN=10 must also be set					

### Description

PLL and DLL general controls and MCLK source and/or post divider selection.  
(Default = CFh)

MCLK_FB_DIV								Addr: 4	
BITS	7	6	5	4	3	2	1	0	
	a								
a	R/W	MCLK_FB_DIV			MPLL feedback divider (default = F6h, 50 MHz)				

**Description**

MPLL feedback divider.

**Usage**

MPLL output (PLLMCLK) will run at:

$$PLLMCLK = (XTALIN * x * MCLK\_FB\_DIV)/(PLL\_REF\_DIV)$$

where  $x$  is either 2 or 4 as set by MFB\_TIMES\_4\_2b@PLL\_EXT\_CNTL

PLL_VCLK_CNTL								Addr: 5	
BITS	7	6	5	4	3	2	1	0	
	e		d		c	b	a		
a	R/W	VCLK_SRC_SEL			VCLK is the pixel clock 00 : VCLK_SRC = CPUCLK 01 : VCLK_SRC = DCLK 10 : VCLK_SRC = GIO(1) 11 : VCLK_SRC = PLLVCLK (VPLL primary output) VCLK = VCLK_SRC / VCLKx_POST				
b	R/W	PLL_PRESET			1 : Reset VCLK PLL				
c	R/W	VCLK_INVERT			1 : Invert VCLK to get opposite duty cycle				
d	R/W	ECP_DIV			ECP is the Scaler/Ovelay clock 00 : ECP = VCLK 01 : ECP = VCLK/2 10 : ECP = VCLK/4 11 : reserved				
e		(scratch)			Reserved for future use				

**Description**

Pixel clock control (default = 04h)

**Usage**

Display will stop and the system will hang if anything is done to stop VLCK. Switch VCLK\_SRC\_SEL to another source before resetting or stopping PLLVCLK or XTALIN.

VCLK_POST_DIV									Addr: 6
BITS	7	6	5	4	3	2	1	0	
	d		c		b		a		
a	R/W	VLCK0_POST		Lower bits of post divider for VCLK0					
b	R/W	VLCK1_POST		Lower bits of post divider for VCLK1					
c	R/W	VLCK2_POST		Lower bits of post divider for VCLK2					
d	R/W	VLCK3_POST		Lower bits of post divider for VCLK3					

**Description**

Lower bits of post dividers for VCLK 0-3 (default = 00h)

**Usage**

Post divider selection made by VGA\_CKSEL@GENM0 in VGA mode (see page 7-23) or by CLOCK\_SEL@ CLOCK\_CNTL (see page 4-47) in extended display modes.

VCLK0_FB_DIV									Addr: 7
BITS	7	6	5	4	3	2	1	0	
	a								
a	R/W	VCLK0_FB_DIV		Feedback divider for VCLK0 (default = FDh)					

VCLK1_FB_DIV									Addr: 8
BITS	7	6	5	4	3	2	1	0	
	a								
a	R/W	VCLK1_FB_DIV		Feedback divider for VCLK1 (default = 8Eh)					

VCLK2_FB_DIV								Addr: 9	
BITS	7	6	5	4	3	2	1	0	
	a								
a	R/W	VCLK2_FB_DIV		Feedback divider for VCLK2 (default = 9Eh)					

VCLK3_FB_DIV								Addr: 10	
BITS	7	6	5	4	3	2	1	0	
	a								
a	R/W	VCLK3_FB_DIV		Feedback divider for VCLK3 (default =65h)					

### Description

VPLL feedback divider. Selection made by VGA\_CKSEL@GENM0 in VGA mode (see page 7-23) or by CLOCK\_SEL@CLOCK\_CNTL (see page 4-47) in extended display modes.

### Usage

VPLL output (PLLCLK) will run at:

$$PLLCLK = XTALIN * 2 * VCLKx\_FB\_DIV / PLL\_REF\_DIV$$

where VCLKx can be VCLK1, VCLK2 or VCLK3.

PLL_EXT_CNTL								Addr: 11	
BITS	7	6	5	4	3	2	1	0	
	f	e	d	c	b	a			
a	R/W	XCLK_SRC_SEL		XCLK is the memory interface clock 000 : XCLK = PLLMCLK (MPLL primary output) 001 : XCLK = PLLMCLK/2 010 : XCLK = PLLMCLK/4 011 : XCLK = PLLMCLK/8 100 : XCLK = PLLMCLK/3 101 : XCLK = CPUCLK 110 : XCLK = HCLK (direct, no DLL) 111 : XCLK = DLL_CLK					

cont'd		PLL_EXT_CNTL							Addr: 11
BITS		7	6	5	4	3	2	1	0
		f	e	d	c	b	a		
b	R/W	MFB_TIMES_4_2b			Selects ratio of MCLK_FB_DIV to effective feedback value: 0 : PLLMCLK feedback = 2 * MCLK_FB_DIV 1 : PLLMCLK feedback = 4 * MCLK_FB_DIV				
c	R/W	ALT_VCLK0_POST			Select alternate post dividers for VCLK0				
d	R/W	ALT_VCLK1_POST			Select alternate post dividers for VCLK1				
e	R/W	ALT_VCLK2_POST			Select alternate post dividers for VCLK2				
f	R/W	ALT_VCLK3_POST			Select alternate post dividers for VCLK3				

**Description**

Extended control of XCLK & VCLK (default = 05h)

		DLL_CNTL							Addr: 12
BITS		7	6	5	4	3	2	1	0
		c	b					a	
a	R/W	DLL_REF_SRC			Selection of source for DLL_REF_CLK 00 : DLL_REF_CLK stopped 01 : DLL_REF_CLK = HCLK input 10 : DLL_REF_CLK = XCLK 11 : reserved				
b	R/W	DLL_RESET			DLL reset control. DLL resets on rising edge of this signal if DLL_REF_CLK is running.				
c	R/W	HCLK_OUT_EN			0 : HCLK forced to tri-state 1 : HCLK output enabled				

**Description**

Controls XCLK DLL (default = 40h)

**Usage**

When using SDRAM/SGRAM, the DLL phase locks the external version of the memory clock to the internal XCLK.

VFC_CNTL									Addr: 13
BITS	7	6	5	4	3	2	1	0	
			e	d		c	b	a	
a	R/W	DCLK_INVERTb		0: PIXEL data and BLANKB off DCLK falling edge 1: PIXEL data and BLANKB off DCLK rising edge					
b	R/W	DCLKBY2_EN		DCLK selection for VGA Modes: 0,1,4,5,D,13 (no affect in other display modes) 0: DCLK = 2 x VGA default 1: DCLK = VGA default					
c	R/W	VFC_MULT_EN		True colour mode selection (no affect in VGA, 4bpp or 8bpp) 0: Single clock VFC (DCLK = VCLK) 1: Multi clock VFC (DCLK set by pixel depth and VCLK post divider)					
d	R/W	VFC_DELAY		PIXEL and BLANKB hold adjustment 00: least delay to 11: most delay					
e	R/W	DCLKBY2_SHIFT		Shift DCLK by 1/4 period in VGA modes 0,1,4,5,D,13 and DCLKBY2_EN active. Depends on setting of DCLK_INVERTb and DCLKBY2_SHIFT: PIXEL and BLANKB timing 00 : Off DCLK falling edge 01 : 20 ns after DCLK rising edge 10 : Off DCLK rising edge 11 : 20 ns after DCLK falling edge					

**Description**

Controls VESA Feature Connector (default = 00h)

PLL_TEST_CTRL									Addr: 14
BITS	7	6	5	4	3	2	1	0	
	d	c	b	a					
a	R/W	TST_SRC_SEL		Selects source of PLL test clock. See VT/GT-B CLKBLK test plan for details.					
b	R/W	TST_DIVIDERS		1 : Open reference and feedback dividers for test					
c	R/W	PLL_MASK_READb		0 : Mask PLL_TEST_COUNT(2:0) and disable test output pin					
d	R/W	ANALOG_MON_EN		Control PLL & Bandgap analog test mode 0 : disable 1 : enable					

**Description**

PLL test mode control, used for ASIC production testing

		PLL_TEST_COUNT								Addr: 15
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	PLL_TEST_COUNT			PLL test mode counter (read only, no default). Writing any value will reset to 00h.					

**Description**

Used for ASIC production testing only.

		AGP1_CNTL								Addr: 18
BITS		7	6	5	4	3	2	1	0	
		c		b			a			
a	R/W	X1_CLOCK_SKEW			AGP X1 phase adjustment (0 = default)					
b	R/W	X2_CLOCK_SKEW			AGP X2 phase adjustment (0 = default)					
c	R/W	PUMP_GAIN			AGP PLL charge-pump gain setting					

**Description**

X1 and X2\_CLOCK\_SKEW are used to phase shift X1 clock (to roughly 0.5 ns step) w.r.t. X2 clock, and vice-versa.

**Usage**

They should not be changed from their BIOS settings.

X1 and X2 come from AGP PLL

AGP2_CNTL									Addr: 19
BITS	7	6	5	4	3	2	1	0	
	e			d	c	b		a	
a	R/W	AP_TST_EN			1 = Set up AGP PLL test mode 0 = default				
b	R/W	AP_X_SEL			00 = PCI reference clock is selected 01 = x1 clock is selected 10 = x2 clock is selected This field is only used for AGP PLL test mode				
c	R/W	AP_SLEEP			Only for AGP PLL test, default = 0 (not sleep)				
d	R/W	AP_RESET			Only for AGP PLL test, default = 0 (not reset)				
e	R/W	ANALOG_MON			Controls select mux for PLL & Bandgap analog test.				

**Description**

This register is only used to test AGP PLL in ASIC production.

DLL2_CNTL									Addr: 20
BITS	7	6	5	4	3	2	1	0	
	c			b			a		
a	R/W	DLL_REF_SKEW			DLL skew control (0 = default)				
b	R/W	DLL_RANGE			DLL range control (2 = default)				
c	R/W	DLL_FB_SKEW			DLL feedback skew control (0 = default)				

**Description**

Extended control for XCLK DLL

SCLK_FB_DIV									Addr: 21
BITS	7	6	5	4	3	2	1	0	
	a								
a	R/W	SCLK_FB_DIV			Feedback divider value for the secondary PLL				

SPLL_CNTL1									Addr: 22
BITS	7	6	5	4	3	2	1	0	
	d	c		b		a			
a	R/W	SPLL_PC_GAIN		SPLL Charge-pump gain setting					
b	R/W	SPLL_VC_GAIN		SPLL VCGEN gain setting					
c	R/W	SPLL_D_CYC		Duty cycle control for SPLL					
d	R/W	SPLL_RANGE		SPLL range control					

**Description**

Control lines for the Secondary PLL

SPLL_CNTL2									Addr: 23
BITS	7	6	5	4	3	2	1	0	
		c					b	a	
a	R/W	S_SLEEP		Secondary PLL sleep					
b	R/W	S_RESET		Secondary PLL reset					
c	R/W	SCLK_SRC_SEL		Clock select for different divide downs of SCLK from secondary PLL 000 : SCLK = PLLSCLK 001 : SCLK = PLLSCLK/2 010 : SCLK = PLLSCLK/4 011 : SCLK = PLLSCLK/8 100 -111 : SCLK = CPUCLK					

**Description**

Secondary PLL serves as another clock source for the GUI Engine, in addition to MPLL. Using this PLL allows The GUI clock to run at any frequency (within the operating range) regardless of what frequency the memory clock (XCLK) is running at. (Default = 53h)

		APLL_STRAPS						Addr: 24	
BITS		7	6	5	4	3	2	1	0
		c		b			a		
a	R	APLL_STRAPS1			X1 clock phase adjustment with respect to X2, straps from MD[46:44] 000 = 0 taps (default) 001 = 1 taps 010 = 2 taps 011 = 3 taps 100 = 4 taps 101 = 5 taps 110 = 6 taps 111 = 7 taps Each tap is worth 0.5 ns roughly				
b	R	APLL_STRAPS2			X1 feedback phase adjustment with respect to refclk (cpucclk), straps from MD[43:41] 000 = refclk 1 tap earlier than X1 (feedback) -- default 001 = refclk 2 taps earlier than X1 (feedback) 010 = refclk 3 taps earlier than X1 (feedback) 011 = agp pll testmode, X2 is used as feedback 100 = feedback (X1) 3 taps earlier than refclk 101 = feedback (X1) 2 taps earlier than refclk 110 = feedback (X1) 1 tap earlier than refclk 111 = feedback (X1) and refclk are aligned Each tap is worth 0.5 ns roughly				
c	R	FILL_GAIN			VCO filter gain control, default = straps from MD[39:38] 00 = 10 to VCO gain (default) 01 = 11 to VCO gain 10 = 00 to VCO gain 11 = 01 to VCO gain				

**Description**

Read only straps to control APLL at reset to ensure proper PCI operation at first cycle.

## 4.2.6 DAC Control

The DAC\_REGS are also addressed at VGA I/O addresses 3C6h to 3C9h (not in the order below), i.e., the same palette data and DAC\_MASK are used either in VGA or in extended modes.

		DAC_REGS																Offset: 0_30															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		d								c								b				a											
a	R/W	DAC_W_INDEX								DAC write index register * Indexes the 256x24 entry palette RAM for write operations.																							
b	R/W	DAC_DATA								DAC data register * If DAC is in 6-bit mode then two MSB are ignored on write, zero on read. If DAC is in 8-bit mode, then two LSB are ignored on write, zero on read. DAC WRITE: First 8 bit write is red data, next two writes are green and blue, respectively. After blue write the 24 bit palette is updated and DAC_W_INDEX auto-increments to next index. DAC READ: After DAC_R_INDEX is written, three reads from DAC_DATA will give red, green and blue color components, respectively. After every third read the next index in the palette is read automatically and the read index is auto-incremented.																							
c	R/W	DAC_MASK								DAC mask register * This 8 bit mask value is ANDed with the incoming 8 bit pseudocolor pixel data. The resultant value is used for looking up the true color in the LUT.																							
d	W	DAC_R_INDEX								DAC read index register * Indexes the 256x24 entry palette RAM for read operations.																							

### Description

DAC\_REGS is actually a group of four 8-bit registers (not a single 32-bit register) aliased to the VGA DAC registers DAC\_MASK (3C6), DAC\_R\_INDEX (3C7), DAC\_W\_INDEX (3C8) and DAC\_DATA (3C9). See *mach64 VGA Register Guide* for more details.

Byte accesses are recommended over word or Dword accesses. These registers may also be accessed in accelerator mode through the VGA I/O addresses if DAC\_VGA\_ADR\_EN@DAC\_CNTL is set.

**Usage**

These registers are used by applications to reprogram the DAC look up table (LUT).

**See Also**

DAC\_CNTL on page 4-61

Chapter 8, VGA-Compatible Registers

*mach64* Programmer's Guide:

- *Advanced Topics: CRT Synchronization and Animation: Double Buffering (Palette)*

		DAC_CNTL																Offset: 0_31															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l										k		j	i	h	g		f	e		d	c			b	a						
a	R/W	DAC_RANGE_CNTL										DAC control bits. Should be set to '10' by default. BIOS will modify if needed.																					
b	R/W	DAC_BLANKING										0 = 0 IRE blanking pedestal 1 = Enable 7.5 IRE blanking pedestal																					
c	R/W	DAC_CMP_DISABLE										Enable/Disable DAC comparators 0 = enable DAC comparators (Default) 1 = disable (powerdown) DAC comparators																					
d	R	DAC_CMP_OUTPUT										DAC comparator output 0 = At least 1 comparator > 0.42V 1 = All 3 comparators < 0.28V																					
e	R/W	DAC_8BIT_EN										Enables 8 bit DAC operation 1 = 8 bit operation 0 = 6 bit operation																					
f	R/W	DAC_DIRECT										Enable/Disable DAC palette lookup (gamma correction) 0 = enable, gamma correction on 1 = disable, gamma correction off. Required setting for 3D CI-8 operation. While this bit is enabled, you cannot write to the palette through normal I/O, but it is possible to perform reads through normal I/O. While this bit is enabled, the only way to fill the palette is through TEX_PAL_WR. In this case, data and index go through the command FIFO before writing to the palette.																					

cont'd		DAC_CNTL																Offset: 0_31																	
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		l												k		j		i		h		g		f		e		d		c		b		a	
g	R/W	DAC_PAL_CLK_SEL																Controls clock source for palette 0 = Pixel clock. Required setting for indexed/gamma corrected display modes. 1 = Memory clock. Required for palette fastfill through TEX_PAL_WR. Host reads <b>cannot</b> be performed if this bit is set.																	
h	R/W	DAC_VGA_ADR_EN																Enables addressing the DAC at the VGA IO DAC address when CRTIC_EXT_DISP_EN is a '1'.																	
i	R/W	DAC_FEA_CON_EN																Enables feature connector signal outputs.																	
j	R/W	DAC_PDWN																Power down internal DAC (DAC macro only). Feature connector outputs can still run normally.																	
k	R	DAC_TYPE																DAC Type (Always 1 for VT3/3D RAGE II) 0 = internal DAC, 18-bit palette, no gamma correction 1 = internal DAC, 24-bit palette, gamma correction 2-7 = (reserved)																	
l	R/W	DAC_RW_WS																0 = Disable DAC Read/Write wait states 1 = Enable DAC Read/Write wait states																	

**Description**

DAC\_CNTL configures the on-chip DAC interface unit. If the DAC has extended address bits to access extended DAC registers, then those upper address bits will be specified in DAC\_EXT\_SEL. DAC\_8BIT\_EN selects between 8-bit or 6-bit modes, and is used only if both modes are supported.

**Usage**

This register is used only for mode switching and should be touched only by the adapter BIOS.

**See Also**

- mach64* Programmer's Guide:
- *Advanced Topics: DAC Programming*

This page intentionally left blank.



# Chapter 5

## GUI Draw Engine

### 5.1 Draw Engine Trajectory Registers

This chapter describes the GUI engine registers. Operations are initiated implicitly by writing to DST\_WIDTH or DST\_BRES\_LNTH. X and Y coordinates are in the range -8192 to +8191 and -16384 to +16383 respectively. All drawing operations are orthogonal with respect to pixel size. Packed 24 bpp is partially supported by setting DST\_PIX\_WIDTH to 8 bpp and adjusting the x coordinates and scissor values. The DST\_24\_ROT\_EN and DST\_24\_ROT control bits allow for a full 24 bpp foreground color, background color, and write mask, which will be rotated properly by the GUI engine. In addition, the 8x8x1 monochrome pattern source will be expanded and rotated properly. Note that Bresenham line drawing operations are not generally supported in the partial 24 bpp mode.

Draw Engine registers are visible only in the memory space, not in sparse or block I/O.

#### 5.1.1 Destination Trajectory

This register has two names—DST\_BRES\_DEC or LEAD\_BRES\_DEC

DST_BRES_DEC (LEAD_BRES_DEC)																		MM: 0_4B														
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	a															
a	R/W	DST_BRES_DEC											Bresenham decrement for line and trapezoid leading edge																			

#### Description

DST\_BRES\_DEC is a signed 18-bit register that stores the Bresenham line decrement term. The number loaded into this register must be negative. This term is added to the DST\_BRES\_ERR term whenever the Bresenham error is positive.

For the VT4, the value written to this register should be calculated by:

$$DST\_BRES\_DEC = 2 * [\min(|dx|, |dy|) - \max(|dx|, |dy|)]$$

**Usage**

For RAGE IIC, this register is used for line draw or trapezoid draw operations, and is aliased as LEAD\_BRES\_DEC.

For the VT4, this register is used only for line draw operations.

**See Also**

DST\_BRES\_ERR on [page 5-2](#)

DST\_BRES\_INC on [page 5-3](#)

DST\_BRES\_LNTH on [page 5-4](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Destination Trajectory 2, Line*
- *Engine Operations: Draw Operations: Colour Source: Drawing Lines*

<b>DST_BRES_ERR</b>																		<b>MM: 0_49</b>														
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a														
a	R/W	DST_BRES_ERR											Bresenham error term for line and trapezoid leading edge																			

**Description**

DST\_BRES\_ERR is a signed, 18-bit register that stores the Bresenham line error term. If the error term is negative, an axial step is taken and DST\_BRES\_INC is added to this register; otherwise, a diagonal step is taken in the direction of the major axis, and DST\_BRES\_DEC is added.

For the VT4, the initial value of the register field DST\_BRES\_ERR should be:

$$DST\_BRES\_ERR = 2 * \min(|dx|, |dy|) - \max(|dx|, |dy|)$$

**Usage**

For the RAGE IIC, this register is used for line draw or trapezoid draw operations, and is aliased as LEAD\_BRES\_ERR.

For the VT4, this register is used only for line draw operations.

**See Also**

DST\_BRES\_DEC on [page 5-1](#)

DST\_BRES\_INC on [page 5-3](#)

DST\_BRES\_LNTH on [page 5-4](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Destination Trajectory 2, Line*
- *Engine Operations: Draw Operations: Colour Source: Drawing Lines*

This register has two names—DST\_BRES\_INC or LEAD\_BRES\_INC

		DST_BRES_INC (LEAD_BRES_INC)																		MM: 0_4A													
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	DST_BRES_INC																		Bresenham increment for line and trapezoid leading edge													

**Description**

DST\_BRES\_INC is a signed 18-bit register which stores the Bresenham line increment term. The number loaded into this register must be positive. This term is added to the DST\_BRES\_ERR term whenever the Bresenham error is negative.

For the VT4, the value written to the field DST\_BRES\_INC should be:

$$DST\_BRES\_INC = 2 * \min(|dx|, |dy|)$$

**Usage**

This register is used for line draw or trapezoid draw operations, and is aliased as LEAD\_BRES\_INC.

For the VT4, this register is used only for line draw operations.

**See Also**

DST\_BRES\_DEC on [page 5-1](#)

DST\_BRES\_ERR on [page 5-2](#)

DST\_BRES\_LNTH on [page 5-4](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Destination Trajectory 2, Line*
- *Engine Operations: Draw Operations: Colour Source: Drawing Lines*

The register below has two names—DST\_BRES\_LNTH or LEAD\_BRES\_LNTH

		DST_BRES_LNTH (LEAD_BRES_LNTH) MM: 0_48 and MM: 0_51																																										
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
		e														d		c										b	a															
a	R/W	DST_BRES_LNTH																Bresenham line and trapezoid leading edge length. This field is aliased to DST_WIDTH[14:0].																										
b	R/W	DRAW_TRAP																To initiate a trapezoid, set to '1'. This field is aliased to DST_WIDTH[15].																										
c	R/W	TRAIL_X																Location of trapezoid trailing edge. Note: This field is not written if bit 15 is a '1' and bit 31 is a '0'. This field is aliased to DST_HEIGHT[12:0].																										
d	-	(Reserved)																This field is aliased to DST_WIDTH[14:13].																										
e	W	DST_BRES_LNTH_LINE_DIS																Disables initiation of Bresenham line draw operations: Bit 31 Bit 15 0 0 Bresenham line draw operation initiated. TRAIL_X and DST_BRES_LNTH are loaded. 0 1 Trapezoid draw operation. TRAIL_X is not updated, but DST_BRES_LNTH is loaded. 1 0 TRAIL_X and DST_BRES_LNTH are loaded. No line or trapezoid operations are done. 1 1 Trapezoid draw operation. TRAIL_X and DST_BRES_LNTH are loaded.																										

**Description**

Writing the value of line length to register DST\_BRES\_LNTH will initiate a line draw. The number written to this register is the number of pixels that will be drawn when DST\_LAST\_PEL@DST\_CNTL is set.

Writing to this register also overwrites the contents of DST\_WIDTH.

$$DST\_BRES\_LNTH = \max(|dx|, |dy|) + 1$$

**Usage**

DST\_BRES\_LNTH is used for line draw or trapezoid draw operations.

For the VT4, this register is used only for line draw operations.

**See Also**

DST\_BRES\_DEC on [page 5-1](#)

DST\_BRES\_ERR on [page 5-2](#)

DST\_BRES\_INC on [page 5-3](#)

*mach64* Programmer's Guide:

- Engine Operations: Background Information: Trajectories: Destination Trajectory 2, Line
- Engine Operations: Draw Operations: Colour Source: Drawing Lines

		DST_CNTL																MM: 0_4C															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		o	n	m	l	k	j	i		h	g	f	e	d	c	b	a
a	R/W	DST_X_DIR																Destination X direction 0 = right to left 1 = left to right															
b	R/W	DST_Y_DIR																Destination Y direction 0 = bottom to top 1 = top to bottom															
c	R/W	DST_Y_MAJOR																Destination Y major axis flag for bresenham lines 0 = X major line 1 = Y major line															
d	R/W	DST_X_TILE																Enables rectangular tiling in the X direction															
e	R/W	DST_Y_TILE																Enables rectangular tiling in the Y direction															
f	R/W	DST_LAST_PEL																Destination last pel enable															
g	R/W	DST_POLYGON_EN																Destination polygon outline and polygon fill enable															
h	R/W	DST_24_ROT_EN																Enables 24 bpp rotation. DSTPIXWIDTH MUST be set to 8 bpp															
i	R/W	DST_24_ROT																Initial foreground color, background color, write mask, and monochrome pattern rotation when drawing packed 24 bpp. The initial DST_24_ROT value is defined as follows: If DST_X_DIR = '0' then DST_24_ROT = (Trunc(((DST_X * 3) + 2)/4)) Mod 6 Else DST_24_ROT = (Trunc((DST_X * 3)/4)) Mod 6 End If															
j	R/W	DST_BRES_SIGN																Sign of DST_BRES_ERR when DST_BRES_ERR = 0 0 = DEST_BRES_ERR = 0 is positive number 1 = DEST_BRES_ERR = 0 is negative number															
k	R/W	DST_POLYGON_RTEDGE_DIS																Disables drawing of the right edge pixel of a polygon fill operation. 0 = drawing of right edge pixel is enabled 1 = drawing of right edge pixel is disabled															

cont'd		DST_CNTL																MM: 0_4C															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		o	n	m	l	k	j	i		h	g	f	e	d	c	b	a
l	R/W	TRAIL_X_DIR <i>Does not apply to VT4</i>																Trapezoid trailing edge direction: 0 = right to left 1 = left to right															
m	R/W	TRAP_FILL_DIR <i>Does not apply to VT4</i>																Trapezoid fill direction: 0 = right to left (trailing edge is to the left of the leading edge) 1 = left to right (trailing edge is to the right of the leading edge)															
n	R/W	TRAIL_BRES_SIGN <i>Does not apply to VT4</i>																Bresenham sign for trailing edge of trapezoids: 0 = zero error term is positive number 1 = zero error term is negative number															
o	R/W	BRES_SIGN_AUTO <i>Does not apply to VT4</i>																Bresenham sign: 0 = zero error term is defined by DST_BRES_SIGN and TRAIL_BRES_SIGN bit 1 = Overrides DST_BRES_SIGN and TRAIL_BRES_SIGN bit. Zero error term is positive for X Major lines whose Y_DIR is 0 or for Y Major Lines whose X_DIR is 0.															

**Description**

Miscellaneous control bits for the destination area:

If the destination trajectory is rectangular, DST\_X\_DIR and DST\_Y\_DIR will determine the trajectory quadrant that the destination area and the source area will take. Rectangular areas are always X-major.

If the destination trajectory is a line, DST\_X\_DIR, DST\_Y\_DIR, and DST\_Y\_MAJOR will determine the trajectory octant that the destination line will take and the source area direction is specified in SRC\_LINE\_X\_DIR@SRC\_CNTL. Source areas are always rectangular. Source areas do not advance in the Y direction when destination trajectory is a line.

DST\_X\_TILE and DST\_Y\_TILE affect only rectangular destinations. These bits determine the side effect of the DST\_X and DST\_Y registers after the draw operation is completed. If DST\_X\_TILE is set, then DST\_X will be assigned DST\_X+DST\_WIDTH upon draw completion for a left-to-right draw operation (DST\_X-DST\_WIDTH for right-to-left); otherwise DST\_X is unchanged.

Similarly, if DST\_Y\_TILE is set, then DST\_Y will be assigned DST\_Y+DST\_HEIGHT upon draw completion (for a top-to-bottom draw operation (DST\_Y-DST\_HEIGHT for bottom-to-top); otherwise DST\_Y is unchanged.

DST\_LAST\_PEL affects only destination line trajectories. When set, the last pixel in the line is drawn, otherwise it is not. This register does *not* affect DST\_X and DST\_Y trajectories.

DST\_POLYGON\_EN affects line and rectangle destinations differently. (1) For lines, with this bit set, only one pixel will be drawn per scan line (with the exception of horizontal lines, where no pixels will be drawn). Lines exceeding the left scissor boundary will be saturated to the left scissor. (2) For rectangles, with this bit set, an implicit polygon source (specified by the source trajectory registers) is used to conduct an alternate-fill polygon fill on the destination. Blit sources cannot be used in conjunction with polygon fills. DST\_X\_DIR must be set to left-to-right operation for correct polygon fill behavior.

DST\_24\_ROT\_EN and DST\_24\_ROT are used to set the initial rotation factor in packed 24 bpp mode.

DST\_BRES\_SIGN controls the behavior of the line draw engine when DST\_BRES\_ERR is zero. When set, a zero error term is considered negative, otherwise it is positive.

### **Usage**

This register must be set for all draw operations. DST\_Y\_MAJOR and DST\_LAST\_PEL are applicable only for line draw operations. DST\_X\_TILE and DST\_Y\_TILE are applicable only for rectangle fills.

### **See Also**

GUI\_TRAJ\_CNTL on [page 5-60](#)

SRC\_CNTL on [page 5-18](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Destination Trajectory 1, Rectangular*
- *Engine Operations: Background Information: Trajectories: Destination Trajectory 2, Line*
- *Engine Operations: Draw Operations: Colour Source: Drawing Lines*
- *Engine Operations: Background Information: Trajectories: Trajectory Modifier 2, DST\_POLYGON\_EN*
- *Engine Operations: Background Information: Side Effects of Trajectories*
- *Advanced Topics: Polygons*
- *Engine Operations: Miscellaneous Operations: Drawing in Packed 24 Bit Per Pixel Mode*

		DST_HEIGHT																MM: 0_45															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a															
a	R/W	DST_HEIGHT																Destination height. ( Bits14:0 aliased to TRAIL_X @ DST_BRES_LNTH)															

**Description**

This register specifies the height in pixels of a rectangular destination area.

**Usage**

This register is used for drawing a rectangular or trapezoidal destination area.

For the VT4, this register is used only for line draw operations.

**See Also**

DST\_WIDTH on [page 5-10](#)

DST\_HEIGHT\_WIDTH on [page 5-8](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Destination Trajectory 1, Rectangular*
- *Engine Operations: Draw Operations: Colour Source: Drawing Rectangles*
- *Engine Operations: Draw Operations: Standard Bitblit Source*
- *Engine Operations: Draw Operations: Specialized Bitblit Source: Transparent BitBlts*
- *Advanced Topics: Polygons*

		DST_HEIGHT_WIDTH																MM: 0_46															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	W	DST_HEIGHT																Destination height (see register DST_HEIGHT)															
b	W	DST_WIDTH																Destination width (see register DST_WIDTH)															

**Description**

DST\_HEIGHT\_WIDTH is a composite of registers DST\_HEIGHT and

DST\_WIDTH. Writing to this register will initiate a rectangle fill operation.

**Usage**

These registers are used only for drawing rectangular destinations.

**See Also**

DST\_HEIGHT on [page 5-8](#)

DST\_WIDTH on [page 5-10](#)

DST\_WIDTH\_HEIGHT on [page 5-11](#)

		DST_OFF_PITCH																MM: 0_40															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b												a																			
a	R/W	DST_OFFSET												Destination offset address in terms of 64 bit words.																			
b	R/W	DST_PITCH												Destination pitch in pixels*8. Note that for monochrome modes the destination pitch must be a multiple of 64 pixels.																			

**Description**

DST\_OFF\_PITCH is used to specify the offset (in QWORDS) and pitch (in pixels) of the destination area. If the memory boundary is enabled, ensure that the offset points to an area above or equal to the boundary. If the destination is on-screen memory, any value of pitch smaller than the display area is not meaningful.

**Usage**

This register should be set for all draw operations.

**See Also**

SRC\_OFF\_PITCH on [page 5-23](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Destination Trajectory 1, Rectangular*
- *Engine Operations: Background Information: Trajectories: Destination Trajectory 2, Line*
- *Advanced Topics: CRT Synchronization and Animation: Double Buffering (Memory)*
- *Linear Aperture: VGA Interaction*

Notice that this register is different for the RAGE IIC and for the VT\$

		DST_WIDTH																MM: 0_44															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IIC		b																a															
VT4		b																a'															
a	R/W	DST_WIDTH (RAGE IIC)																Destination width. Only bits 13:0 are used for rectangle draws. Bit 15 is write ONLY and will always read back as '0'. Bits [15:14] are aliased to DST_BRES_LENGTH[15:14] and are used for trapezoid draw operations.															
a'	R/W	DST_WIDTH (VT4)																Destination width.															
b	W	DST_WIDTH_FILL_DIS																Disables initiation of rectangular fill operations: 0 = Rectangular fill operation initiated. 1 = No rectangular fill operation initiated. <b>NOTE:</b> This function is performed when the register is written. The bit is not stored, or read.															

**Description**

DST\_WIDTH specifies the width in pixels of a rectangular destination area and initiates a draw operation. DST\_WIDTH can be set without initiating a draw operation by setting the DST\_WID\_FILL\_DIS bit

Writing to this register also overwrites the contents of DST\_BRES\_LNTH.

**Usage**

This register is used only when drawing a rectangular destination area.

**See Also**

- DST\_HEIGHT on [page 5-8](#)
- DST\_HEIGHT\_WIDTH on [page 5-8](#)
- DST\_X\_WIDTH on [page 5-12](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Destination Trajectory 1, Rectangular*
- *Engine Operations: Draw Operations: Colour Source: Drawing Rectangles*
- *Engine Operations: Draw Operations: Standard Bitblit Source*

- *Engine Operations: Draw Operations: Specialized Bitblt Source: Transparent BitBlts*
- *Advanced Topics: Polygons*

		DST_WIDTH_HEIGHT													MM: 0_BB																		
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b													a																		
a	W	DST_WIDTH													Destination width (see register DST_WIDTH)																		
b	W	DST_HEIGHT													Destination height (see register DST_HEIGHT)																		

**Description**

DST\_WIDTH\_HEIGHT is a composite of registers DST\_WIDTH and DST\_HEIGHT (as is DST\_HEIGHT\_WIDTH, but in the inverse order). Writing to this register will initiate a rectangle fill operation.

**Usage**

These registers are used only for drawing rectangular destinations.

**See Also**

- DST\_HEIGHT on [page 5-8](#)
- DST\_WIDTH on [page 5-10](#)
- DST\_HEIGHT\_WIDTH on [page 5-8](#)

		DST_X													MM: 0_41																		
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	DST_X													Destination X coordinate.																		

**Description**

DST\_X specifies the starting X coordinate of the destination trajectory. This is a signed 13 bit number.

**Usage**

This register is used for all draw operations.

**See Also**

DST\_X\_WIDTH on [page 5-12](#)

DST\_Y on [page 5-13](#)

DST\_Y\_X on [page 5-14](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Destination Trajectory 1, Rectangular*
- *Engine Operations: Background Information: Trajectories: Destination Trajectory 2, Line*

		DST_X_WIDTH																MM: 0_47															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	W	DST_X																Destination X coordinate															
b	W	DST_WIDTH																Destination width															

**Description**

DST\_X\_WIDTH is a composite of registers DST\_X and DST\_WIDTH.

**Usage**

This register can alternatively be used to initiate rectangle fill operations when drawing a rectangular destination area.

**See Also**

DST\_X on [page 5-11](#)

DST\_WIDTH on [page 5-10](#)

		DST_X_Y															MM: 0_BA																
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b															a																
a	W	DST_X															Destination X coordinate																
b	W	DST_Y															Destination Y coordinate																

**Description**

DST\_X\_Y is a composite of registers DST\_X and DST\_Y, providing destination coordinates in the inverse order to DST\_Y\_X.

**Usage**

These registers are used for all draw operations.

**See Also**

DST\_X on [page 5-11](#)

DST\_Y on [page 5-13](#)

DST\_Y\_X on [page 5-14](#)

		DST_Y															MM: 0_42																
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	a																
a	R/W	DST_Y															Destination Y coordinate.																

**Description**

DST\_Y specifies the starting Y coordinate of the destination trajectory. This is a signed 15 bit number.

**Usage**

This register is used for all draw operations.

**See Also**

DST\_X on [page 5-11](#)

DST\_Y\_X on [page 5-14](#)

*mach64* Programmer's Guide:

## Draw Engine Trajectory Registers

- Engine Operations: Background Information: Trajectories: Destination Trajectory 1, Rectangular
- Engine Operations: Background Information: Trajectories: Destination Trajectory 2, Line

		DST_Y_X																		MM: 0_43 and MM: 0_4D													
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																		a													
a	W	DST_Y																		Destination Y coordinate													
b	W	DST_X																		Destination X coordinate													

### Description

DST\_Y\_X is a composite of registers DST\_X and DST\_Y.

### Usage

These registers are used for all draw operations.

### See Also

DST\_X on [page 5-11](#)

DST\_Y on [page 5-13](#)

### This register applies to RAGE IIC only

		TRAIL_BRES_ERR																		MM: 0_4E													
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IIC																				a													
a	R/W	TRAIL_BRES_ERR																		Bresenham error term for line and trapezoid trailing edge													

### Description

TRAIL\_BRES\_ERR is a signed 18-bit register that stores the Bresenham error term for line and trapezoid trailing edges.

This register applies to RAGE IIC only

		TRAIL_BRES_INC																		MM: 0_4F													
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IIC																				a													
a	R/W	TRAIL_BRES_INC																		Bresenham increment for line and trapezoid trailing edge													

**Description**

TRAIL\_BRES\_INC is a signed 18-bit register which stores the Bresenham increment for line and trapezoid trailing edges. The number loaded into this register must be positive. This term is added to the DST\_BRES\_ERR term whenever the Bresenham error is negative.

This register applies to RAGE IIC only

		TRAIL_BRES_DEC																		MM: 0_50													
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IIC																				a													
a	R/W	TRAIL_BRES_DEC																		Bresenham decrement for line and trapezoid trailing edge													

**Description**

TRAIL\_BRES\_DEC is a signed 18-bit register which stores the Bresenham decrement for line and trapezoid trailing edges. The number loaded into this register must be negative. This term is added to the DST\_BRES\_ERR term whenever the Bresenham error is positive.

**This register applies to RAGE IIC only**

		<b>Z_OFF_PITCH</b>																<b>MM: 0_52</b>															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IIC		b																a															
a	R/W	Z_OFFSET																Z offset address in terms of 64 bit words.															
b	R/W	Z_PITCH																Z pitch in pixels*8.															

**Description**

Z\_OFF\_PITCH is used to specify the offset (in QWORDS) and pitch (in pixels) of the Z-buffer area. The Z-buffer destination will always track the normal destination in X and Y, but with its own pitch and offset.

**Usage**

This register should be set for all 3D draw operations.  
 All other Z functions directly track the DST registers.

**See Also**

Z\_CNTL on [page 5-16](#)

**This register applies to RAGE IIC only**

		<b>Z_CNTL</b>																<b>MM: 0_53</b>															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IIC																		d	c						b	a							
a	R/W	Z_EN																Enables use of Z functions: 0 = Z testing is disabled 1 = Z testing is enabled															
b	R/W	Z_SRC																Denotes that the 2D source, added to the Z interpolator should be used as the source for new Z values. 0 = Z source (new Z) from Z interpolator 1 = Z source (new Z) from 2D source + Z interpolator															

cont'd		Z_CNTL																MM: 0_53																
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
IIC																										d			c				b	a
c	R/W	Z_TEST																Specific Z test to be enabled: <u>Z test code</u> Test 000 Z test never passes 001 Z < current Z 010 Z <= current Z 011 Z == current Z 100 Z >= current Z 101 Z > current Z 110 Z != current Z 111 Z test always passes A passing Z test will overwrite the existing value with the new source value.																
d	R/W	Z_MASK																Enables writing to the Z planes: 0 = writing to the Z planes is disabled 1 = writing to the Z planes is enabled																

**Description**

Z\_CNTL controls the new Z source FIFO which supports the hardware Z buffering.

**Usage**

Z\_EN turns Z on/off. Z\_TEST specifies which Z test is to be done. Z\_MASK allows Z to apply to colors, even if Z itself is never written.

**See Also**

Z\_OFF\_PITCH on [page 5-16](#)

## 5.1.2 Source Trajectory

		SRC_CNTL																MM: 0_6D															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		n	m	l	k	j	i	h	g	f	e	d	c	b	a		
a	R/W	SRC_PATT_EN																Enables pattern source. SRC_Y_END is only used if this bit is enabled.															
b	R/W	SRC_PATT_ROT_EN																Enables pattern source rotation. SRC_X_START and SRC_Y_START will only be used if this bit is enabled.															
c	R/W	SRC_LINEAR_EN																Enables the source to be advanced linearly in memory. The source starts at SRC_OFFSET and advances in the left-to-right direction. <b>Note:</b> DST_X_DIR should also be set to the left-to-right to operate properly. Note that all other source registers and control bits with the exception of SRC_BYTE_ALIGN are ignored.															
d	R/W	SRC_BYTE_ALIGN																Allows the source to skip to the next data byte boundary when the destination advances in the Y direction. <b>Note:</b> SRC_LINEAR_EN must be set.															
e	R/W	SRC_LINE_X_DIR																Source X direction when drawing operation is a bresenham line.															
f	R/W	SRC_8x8x8_BRUSH																Treats source as an 8x8x8 linear brush (SRC must be QWORD aligned)															
g	R/W	FAST_FILL_EN																Fast filling for transparent DST (FRGD source with scissoring)															
h	R/W	SRC_TRACK_DST																Source will track the trajectory which the DST FIFO is using.															
i	R/W	BUS_MASTER_EN																Enables bus mastering for any subsequent GUI operations															
j	R/W	BUS_MASTER_SYNC																Synchronizes GUI operations to bus master. No operations permitted until both GUI and bus master are complete															
k	R/W	BUS_MASTER_OP																GUI operation performed by the bus master: 0 = Frame buffer to system memory operation 1 = System memory to frame buffer operation 2 = Foreground register to system memory operation 3 = System memory to host data register operation															
l	R/W	SRC_8x8x8_BRUSH_LOADED																Holds current 8x8x8 brush for next brush operation: 0 = Load new brush 1 = Hold 8x8x8 brush from previous operation <b>Note:</b> SRC_8x8x8_BRUSH must be set to '1' for this bit to have an effect															

cont'd		SRC_CNTL																MM: 0_6D															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		n	m	l	k	j	i	h	g	f	e	d	c	b	a		
m	R/W	COLOR_REG_WRITE_EN																This bit is no longer necessary, but is provided for backward compatibility. Leave it in "Normal" setting. 0 = Normal 1 = Loads foreground colour register into SGRAM															
n	R/W	BLOCK_WRITE_EN																0 = Normal 1 = Enables block write blit using SGRAM's colour register															

**Description**

SRC\_CNTL contains various enable bits for blit source trajectory control.

SRC\_PATT\_EN, SRC\_PATT\_ROT\_EN, and SRC\_LINEAR\_EN are set as shown in the table below to select the source trajectories as follows:

**Table 5-1**

SRC_LINEAR_EN	SRC_PATT_ROT_EN	SRC_PATT_EN	Source Trajectory
1	0	0	Strictly Linear
0	0	0	Unbounded Y
0	0	1	General Pattern
0	1	1	General Pattern with Rotation

SRC\_BYTE\_ALIGN is applicable only when the destination is rectangular. In 1 bpp mode, if this field is set, the source pointer will advance to the nearest byte boundary when the destination advances in the Y direction.

SRC\_LINE\_X\_DIR is applicable only when the destination is a line. It is used to specify the source direction.

Source and destination trajectory directions are de-coupled for line draws. The source is always rectangular, but never advances in the Y direction for lines.

For SRC\_8x8x8\_BRUSH, the SRC\_LINEAR\_EN must be set as well. The source pixel depth should be set to 8Bpp and the source in DP\_SRC should be set the 'Blit Source' in order for the 8x8x8 brush to be used.

For BUS\_MASTER\_OP = 2 (Foreground register to system memory), all 32-bits of the foreground register are always transferred to system memory. Thus, prior to setting the bus master to this mode, the desired colour to be transferred must be replicated in all 32-bits of the foreground colour register if the current GUI pixel depth is < 32Bpp.

For block write operations, the following apply:

- The color register must be written qword-aligned.
- There are no restrictions on the alignment of operations (i.e., DST X), except that DST\_OFF\_PITCH must be 64 byte aligned and DST\_PITCH must be a multiple of 64 bytes in pixel depth.
- Pixel depths of 8/16/32 bpp are fully supported (not 24 bpp).
- Fastfill bit must be set.

**Usage**

Use this register only if a blit source is selected in the pixel data path.

**See Also**

DST\_CNTL on [page 5-5](#)

GUI\_TRAJ\_CNTL on [page 5-60](#)

*mach64* Programmer’s Guide:

- *Engine Operations: Background Information: Trajectories*
- *Engine Operations: Background Information: Source and Destination Alignment*
- *Engine Operations: Draw Operations: Standard Bitblit Source*

		<b>SRC_HEIGHT1</b>																<b>MM: 0_65</b>															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a															
a	R/W	SRC_HEIGHT1																Source height 1															

**Description**

This register is used to specify the height of the source area for general-pattern sources or the vertical distance (in lines) from DST\_Y to the bottom of a pattern block for general-pattern-with-rotation sources.

**Usage**

Set this register only if a general-pattern blit source or general-pattern-with-rotation blit source is selected in the pixel data path.

**See Also**

SRC\_HEIGHT1\_WIDTH1 on [page 5-21](#)

SRC\_WIDTH1 on [page 5-24](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Source Trajectory 3, General Pattern*
- *Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern with Rotation*
- *Engine Operations: Draw Operations: Standard Bitblit Source: General Pattern*
- *Engine Operations: Draw Operations: Standard Bitblit Source: General Pattern with Rotation*

		SRC_HEIGHT1_WIDTH1																MM: 0_66															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	W	SRC_HEIGHT1																Source height 1															
b	W	SRC_WIDTH1																Source width 1															

**Description**

This register is a composite of SRC\_HEIGHT1 and SRC\_WIDTH1.

**Usage**

Set this register only if a general-pattern blit source or general-pattern-with-rotation blit source is selected in the pixel data path.

**See Also**

SRC\_HEIGHT1 on [page 5-20](#)

SRC\_WIDTH1 on [page 5-24](#)

		SRC_HEIGHT2																MM: 0_6B															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a															
a	R/W	SRC_HEIGHT2																Source height 2															

**Description**

This register is used to specify the height of the general pattern for general-pattern-with-rotation sources.

**Usage**

Set this register only if a general-pattern-with-rotation blit source is selected.

**See Also**

SRC\_HEIGHT2\_WIDTH2 on [page 5-22](#)

SRC\_WIDTH2 on [page 5-24](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern with Rotation*
- *Engine Operations: Draw Operations: Standard Bitblit Source: General Pattern with Rotation*

		SRC_HEIGHT2_WIDTH2																MM: 0_6C															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	W	SRC_HEIGHT2																Source height 2															
b	W	SRC_WIDTH2																Source width 2															

**Description**

This register is a composite of SRC\_HEIGHT2 and SRC\_WIDTH2.

**Usage**

Set these registers only if a general-pattern-with-rotation blit source is selected.

**See Also**

SRC\_HEIGHT2 on [page 5-22](#)

SRC\_WIDTH2 on [page 5-24](#)

		SRC_OFF_PITCH																MM: 0_60															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b												a																			
a	R/W	SRC_OFFSET												Source offset address in terms of 64 bit words.																			
b	R/W	SRC_PITCH												Source pitch in pixels x 8. <b>Note:</b> In monochrome mode the source pitch must be a multiple of 64 pixels. Also, in 4 bpp mode the source pitch must be a multiple of 16 pixels.																			

**Description**

This register is used to specify the offset (in QWORDS) and pitch (in pixels) of the blit source area.

**Usage**

This register should be set for any draw operations that select a blit source in the pixel data path.

**See Also**

DST\_OFF\_PITCH on [page 5-9](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Source Trajectory 1, Strictly Linear*
- *Engine Operations: Background Information: Trajectories: Source Trajectory 2, Unbounded Y*
- *Engine Operations: Background Information: Trajectories: Source Trajectory 3, General Pattern*
- *Engine Operations: Background Information: Source Trajectory 4, General Pattern with Rotation*

		SRC_WIDTH1																MM: 0_64															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a															
a	R/W	SRC_WIDTH1																Source width 1															

**Description**

This register is used to specify the width of the source area for general pattern sources or the horizontal distance (in pixels) from DST\_X to the right edge of a pattern block for general pattern sources with rotation.

**Usage**

Set this register only if a general-pattern blit source, a general-pattern-with-rotation blit source, or an unbounded Y source is selected in the pixel data path.

**See Also**

SRC\_HEIGHT1 on [page 5-20](#)

SRC\_HEIGHT1\_WIDTH1 on [page 5-21](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Source Trajectory 2, Unbounded Y*
- *Engine Operations: Background Information: Trajectories: Source Trajectory 3, General Pattern*
- *Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern with Rotation*
- *Engine Operations: Draw Operations: Standard Bitblit Source: General Pattern*
- *Engine Operations: Draw Operations: Standard Bitblit Source: General Pattern with Rotation*

		SRC_WIDTH2																MM: 0_6A															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a															
a	R/W	SRC_WIDTH2																Source width 2															

**Description**

This register is used to specify the width of the pattern for general-pattern-with-rotation sources.

**Usage**

Set this register only if a general-pattern-with-rotation blit source is selected.

**See Also**

SRC\_HEIGHT2 on [page 5-22](#)

SRC\_HEIGHT2\_WIDTH2 on [page 5-22](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern with Rotation*
- *Engine Operations: Draw Operations: Standard Bitblit Source: General Pattern with Rotation*

		SRC_X													MM: 0_61																		
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															a																		
a	R/W	SRC_X													Source X coordinate																		

**Description**

This register specifies the starting X coordinate of the blit source trajectory. This is a signed 13 bit number.

**Usage**

This register is used for any draw operation which selects a blit source in the pixel data path.

**See Also**

SRC\_Y on [page 5-26](#)

SRC\_Y\_X on [page 5-28](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Source Trajectory 1, Strictly Linear*

- Engine Operations: Background Information: Trajectories: Source Trajectory 2, Unbounded Y
- Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern
- Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern with Rotation

SRC_X_START													MM: 0_67																			
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														a																		
a	R/W	SRC_X_START											Pattern source X start for pattern rotation in the X direction																			

**Description**

This register specifies the starting horizontal edge of a general-pattern-with-rotation blit source. This is a signed 13 bit number.

**Usage**

Set this register only if a draw operation selects a general-pattern-with-rotation in the pixel data path.

**See Also**

SRC\_Y\_START on [page 5-27](#)

SRC\_Y\_X\_START on [page 5-28](#)

*mach64* Programmer’s Guide:

- Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern with Rotation
- Engine Operations: Draw Operations: Standard Bitblit Source: General Pattern with Rotation

SRC_Y													MM: 0_62																			
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														a																		
a	R/W	SRC_Y											Source Y coordinate																			

**Description**

This register specifies the starting Y coordinate of the blit source trajectory. This is a signed 15 bit number.

**Usage**

This register is used for any draw operation that selects a blit source in the pixel data path.

**See Also**

SRC\_X on [page 5-25](#)

SRC\_Y\_X on [page 5-28](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Source Trajectory 1, Strictly Linear*
- *Engine Operations: Background Information: Trajectories: Source Trajectory 2, Unbounded Y*
- *Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern*
- *Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern with Rotation*

SRC_Y_START															MM: 0_68																	
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	a															
a	R/W	SRC_Y_START											Pattern source Y start for pattern rotation in the Y direction																			

**Description**

This register specifies the starting vertical edge of a general-pattern-with-rotation blit source. This is a signed 15 bit number.

**Usage**

Set this register only if a draw operation selects a general-pattern-with-rotation in the pixel data path.

**See Also**

SRC\_X\_START on [page 5-26](#)

SRC\_Y\_X\_START on [page 5-28](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Trajectories: Source Trajectory 4, General Pattern with Rotation*
- *Engine Operations: Draw Operations: Standard Bitblit Source: General Pattern with Rotation*

		SRC_Y_X																MM: 0_63															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	W	SRC_Y																Source Y coordinate															
b	W	SRC_X																Source X coordinate															

**Description**

This register is a composite of SRC\_Y and SRC\_X.

**Usage**

Set these registers only if a blit source is selected in the pixel data path.

**See Also**

SRC\_Y on [page 5-26](#)

SRC\_X on [page 5-25](#)

		SRC_Y_X_START																MM: 0_69															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	W	SRC_Y_START																Pattern source Y start for pattern rotation in the Y direction															
b	W	SRC_X_START																Pattern source X start for pattern rotation in the X direction															

**Description**

This register is a composite of SRC\_X\_START and SRC\_Y\_START.

***Usage***

Set these registers only if a general pattern with rotation blit source is selected in the pixel data path.

***See Also***

SRC\_X\_START on [page 5-26](#)

SRC\_Y\_START on [page 5-27](#)

## 5.2 Draw Engine Control Registers

### 5.2.1 Host Data

The host data registers provide pixel data which are utilized in the current drawing operation. The pixel data may be used as a monochrome pixel source or color pixel source. For rectangular drawing operations the pixel data may be either packed from one horizontal line to the next or unpacked. All registers are treated identically and data is fed to the engine in the order in which it is written to any of the host data registers. Up to sixteen host data registers are provided to allow block data moves of variable length up to the depth of the parameter FIFO.

		HOST_DATA[15:0]																MM: 0_80 – 0_8F															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	W	HOST_DATA[i]																Host data register – pixel data taken from the least significant bit, nibble, byte, or word for left-to-right rectangular drawing operations; and taken from the most significant bit, nibble, byte, or word for right-to-left rectangular drawing operations. Data for line drawing operations are always taken from the least significant bit, nibble, byte, or word. (See DP_BYTE_PIX_ORDER@DP_PIX_WIDTH for more details on monochrome mode.)															

#### Description

HOST\_DATA is actually a single register mapped to 16 consecutive addresses, thus the notation HOST\_DATA[15:0]. This scheme enables applications to conduct high speed host transfers using REP MOVSD. The register corresponds directly to the host data source in the pixel data path.

If a draw operation expects host data and any other draw engine register is written, the draw operation will *panic* and complete the draw operation with a garbage color. This condition is interruptible through BUS\_CNTL.

If HOST\_DATA is written and host data is not expected, the data is discarded.

Full FIFO discipline must be applied to this register; that is, check the FIFO before doing a REP MOVSD.

**Usage**

Data is fed to the draw engine through a host source by repeatedly writing pixel data to this register. Under certain conditions, it may be more desirable to write directly to the big linear aperture instead of using the host data port.

When using HOST\_DATA for 3D operations (either shading or texture mapping), the data is not allowed to be packed. That is, only a single pixel at a time is sent to the host data register. The pixel will be assumed to be aligned to bit 0. The DP\_SCALE\_PIX\_WIDTH rather than the DP\_HOST\_PIX\_WIDTH field will determine the size of the data.

**See Also**

BUS\_CNTL on [page 4-4](#)

HOST\_CNTL on [page 5-31](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path: Host Data Consumption*
- *Advanced Topics: Performance Issues*

HOST_CNTL																MM: 0_90																	
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																																b	a
a	R/W	HOST_BYTE_ALIGN																Enables byte aligning the host data.															
b	R/W	HOST_BIG_ENDIAN_EN																Enables big endian data translation for 15 bpp, 16 bpp, and 32 bpp pixel width. In 15 bpp and 16 bpp modes the bytes within each word are swapped. In 32 bpp mode the order of the four bytes within each dword is reversed. 0 = big endian data translation disabled 1 = big endian data translation enabled															

**Description**

HOST\_BYTE\_ALIGN controls the host data consumption for 1 bpp data. When host data byte align is enabled and the destination trajectory advances in the Y direction, pixels are consumed from the host data port until the nearest byte boundary is reached. When host data byte align is not enabled, pixel data is packed.

**Usage**

HOST\_BIT\_ENDIAN\_EN controls the endians of the HOST\_DATA register. This register is used only if a data path source is set to host data, and host data pixel width is 1 bpp.

**See Also**

GUI\_TRAJ\_CNTL on [page 5-60](#)

HOST\_DATA on [page 5-30](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path: Host Data Consumption*
- *Engine Operations: Draw Operations: Colour Source: Drawing Rectangles*

## 5.2.2 Pattern

Two pattern registers support three fixed destination aligned pattern modes; monochrome 8x8, 8bpp color 4x2, and 8bpp color 8x1. For the VT/GT-B, 8x8x8 patterns or brushes can be using a linear source in conjunction with the SRC\_8x8x8\_BRUSH@SRC\_CNTL. For all patterns, the alignment of register data to the least significant bits of DST\_X and DST\_Y is as follows:

**Table 5-2**

Monochrome 8x8x1, DP_BYTE_PIX_ORDER = 0								
DST_Y	DST_X							
	0	1	2	3	4	5	6	7
0	P0(7)	P0(6)	P0(5)	P0(4)	P0(3)	P0(2)	P0(1)	P0(0)
1	P0(15)	P0(14)	P0(13)	P0(12)	P0(11)	P0(10)	P0(9)	P0(8)
2	P0(23)	P0(22)	P0(21)	P0(20)	P0(19)	P0(18)	P0(17)	P0(16)
3	P0(31)	P0(30)	P0(29)	P0(28)	P0(27)	P0(26)	P0(25)	P0(24)
4	P1(7)	P1(6)	P1(5)	P1(4)	P1(3)	P1(2)	P1(1)	P1(0)
5	P1(15)	P1(14)	P1(13)	P1(12)	P1(11)	P1(10)	P1(9)	P1(8)
6	P1(23)	P1(22)	P1(21)	P1(20)	P1(19)	P1(18)	P1(17)	P1(16)
7	P1(31)	P1(30)	P1(29)	P1(28)	P1(27)	P1(26)	P1(25)	P1(24)

Table 5-3

Monochrome 8x8x1, DP_BYTE_PIX_ORDER = 1								
DST_X								
DST_Y	0	1	2	3	4	5	6	7
0	P0(0)	P0(1)	P0(2)	P0(3)	P0(4)	P0(5)	P0(6)	P0(7)
1	P0(8)	P0(9)	P0(10)	P0(11)	P0(12)	P0(13)	P0(14)	P0(15)
2	P0(16)	P0(17)	P0(18)	P0(19)	P0(20)	P0(21)	P0(22)	P0(23)
3	P0(24)	P0(25)	P0(26)	P0(27)	P0(28)	P0(29)	P0(30)	P0(31)
4	P1(0)	P1(1)	P1(2)	P1(3)	P1(4)	P1(5)	P1(6)	P1(7)
5	P1(8)	P1(9)	P1(10)	P1(11)	P1(12)	P1(13)	P1(14)	P1(15)
6	P1(16)	P1(17)	P1(18)	P1(19)	P1(20)	P1(21)	P1(22)	P1(23)
7	P1(24)	P1(25)	P1(26)	P1(27)	P1(28)	P1(29)	P1(30)	P1(31)

Table 5-4

Color 4x2x8				
DST_X				
DST_Y	0	1	2	3
0	P0(7:0)	P0(15:8)	P0(23:16)	P0(31:24)
1	P1(7:0)	P1(15:8)	P1(23:16)	P1(31:24)

Table 5-5

Color 8x1x8							
DST_X							
0	1	2	3	4	5	6	7
P0(7:0)	P0(15:8)	P0(23:16)	P0(31:17)	P1(7:0)	P1(15:8)	P1(23:16)	P1(31:24)

		PAT_REG0																MM: 0_A0															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	PAT_REG0																Pattern register 0															

**Description**

PAT\_REG0 defines one half of a fixed pattern. PAT\_REG1 defines the other half.

**Usage**

Set this register only when a fixed monochrome or fixed color pattern is selected as a data path source.

**See Also**

PAT\_CNTL on [page 5-35](#)

PAT\_REG1 on [page 5-34](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*
- *Engine Operations: Background Information: Logical Pixel Data Path: Pattern Consumption*
- *Engine Operations: Draw Operations: Pattern Source: Fixed Patterns*

		PAT_REG1																MM: 0_A1															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	PAT_REG1																Pattern register 1															

**Description**

PAT\_REG1 defines one half of a fixed pattern. PAT\_REG0 defines the other half.

**Usage**

Set this register only when a fixed monochrome or fixed color pattern is selected as a data path source.

**See Also**

PAT\_CNTL on [page 5-35](#)

PAT\_REG0 on [page 5-34](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*
- *Engine Operations: Background Information: Logical Pixel Data Path: Pattern Consumption*
- *Engine Operations: Draw Operations: Pattern Source: Fixed Patterns*

		PAT_CNTL																MM: 0_A2															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																											c	b	a				
a	R/W	PAT_MONO_EN																Monochrome 8x8 pattern enable															
b	R/W	PAT_CLR_4x2_EN																Color 4x2 pattern enable															
c	R/W	PAT_CLR_8x1_EN																Color 8x1 pattern enable															

**Description**

PAT\_CNTL is used for fixed pattern control. All enable bits are mutually exclusive – do not set more than one for any draw operation.

**Usage**

This register need only be used when the monochrome source is set for fixed mono patterns or when either of the two color sources is set for fixed color patterns. When a fixed pattern is selected, one and only one pattern type can be selected (i.e., set one, and only one bit in this register).

Only 8 bpp color pattern source is supported. Use generalized source pattern for 16 bpp and 32 bpp color patterns.

**See Also**

GUI\_TRAJ\_CNTL on [page 5-60](#)

PAT\_REG0 on [page 5-34](#)

PAT\_REG1 on [page 5-34](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*

- Engine Operations: Background Information: Logical Pixel Data Path: Pattern Consumption
- Engine Operations: Draw Operations: Pattern Source: Fixed Patterns

### 5.2.3 Scissors

The scissor registers define the rectangular region within which data is drawn. Left and right scissor registers are within the range -8192 to +8191. Top and bottom scissor registers are within the range -16384 to +16383. Polylines which follow a trajectory to the left of the left scissor register will result in a line drawn along the left scissor coordinate.

		<b>SC_LEFT</b>													<b>MM: 0_A8</b>																		
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	SC_LEFT													Left scissor																		

**Description**

SC\_LEFT defines the left edge of a scissor rectangle. Drawing is inhibited for any pixel that is outside this scissor rectangle. Scissors are inclusive. This is a signed, 13-bit number.

**Usage**

This register must be set for all draw operations.

**See Also**

- SC\_TOP on [page 5-38](#)
- SC\_BOTTOM on [page 5-38](#)
- SC\_RIGHT on [page 5-37](#)
- SC\_LEFT\_RIGHT on [page 5-37](#)

*mach64* Programmer’s Guide:

- Engine Operations: Miscellaneous Operations: Scissoring and Masking

		SC_RIGHT													MM: 0_A9																		
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	SC_RIGHT													Right scissor																		

**Description**

SC\_RIGHT defines the right edge of a scissor rectangle. Drawing is inhibited for any pixel which is outside of this scissor rectangle. Scissors are inclusive. This is a signed 13-bit number.

**Usage**

This register must be set for all draw operations.

**See Also**

- SC\_TOP on [page 5-38](#)
- SC\_LEFT on [page 5-36](#)
- SC\_LEFT\_RIGHT on [page 5-37](#)
- SC\_BOTTOM on [page 5-38](#)
- mach64* Programmer's Guide:

- *Engine Operations: Miscellaneous Operations: Scissoring and Masking*

		SC_LEFT_RIGHT													MM: 0_AA																		
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b													a																		
a	W	SC_LEFT													Left scissor																		
b	W	SC_RIGHT													Right scissor																		

**Description**

SC\_LEFT\_RIGHT is a composite of registers SC\_LEFT and SC\_RIGHT.

**Usage**

This register must be set for all draw operations.

**See Also**

SC\_LEFT on [page 5-36](#)

SC\_RIGHT on [page 5-37](#)

		SC_TOP															MM: 0_AB																
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	a																
a	R/W	SC_TOP															Top scissor																

**Description**

SC\_TOP defines the top edge of a scissor rectangle. Drawing is inhibited for any pixel which is outside of this scissor rectangle. Scissors are inclusive. This is a signed 15-bit number.

**Usage**

This register must be set for all draw operations.

**See Also**

SC\_BOTTOM on [page 5-38](#)

SC\_LEFT on [page 5-36](#)

SC\_RIGHT on [page 5-37](#)

SC\_TOP\_BOTTOM on [page 5-39](#)

*mach64* Programmer's Guide:

- *Engine Operations: Miscellaneous Operations: Scissoring and Masking*

		SC_BOTTOM															MM: 0_AC																
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	a																
a	R/W	SC_BOTTOM															Bottom scissor																

**Description**

SC\_BOTTOM defines the bottom edge of a scissor rectangle. Drawing is inhibited for any pixel which is outside of this scissor rectangle. Scissors are inclusive. This is a signed 15-bit number.

**Usage**

This register must be set for all draw operations.

**See Also**

SC\_TOP on [page 5-38](#)

SC\_TOP\_BOTTOM on [page 5-39](#)

SC\_LEFT on [page 5-36](#)

SC\_RIGHT on [page 5-37](#)

*mach64* Programmer's Guide:

- *Engine Operations: Miscellaneous Operations: Scissoring and Masking*

		SC_TOP_BOTTOM															MM: 0_AD																
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b															a																
a	W	SC_TOP															Top scissor																
b	W	SC_BOTTOM															Bottom scissor																

**Description**

SC\_TOP\_BOTTOM is a composite of registers SC\_TOP and SC\_BOTTOM.

**Usage**

This register must be set for all draw operations.

**See Also**

SC\_TOP on [page 5-38](#)

SC\_BOTTOM on [page 5-38](#)

## 5.2.4 Data Path

		DP_BKGD_CLR																MM: 0_B0															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	DP_BKGD_CLR																Background color															

### Description

DP\_BKGD\_CLR is used to hold a solid color source. The number of bits used varies depending on graphics modes, as follows:

**Table 5-6**

Video Mode	Bits Used
1 bpp	the least significant bit
8 bpp	the least significant 8 bits
15 bpp/16 bpp	the least significant 16 bits
packed 24 bpp	the least significant 24 bits
32 bpp	all 32 bits

### Usage

Generally, this register is used for the background source in a color expansion of monochrome data.

### See Also

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*

		DP_FRGD_CLR (ALSO DP_FOG_CLR)																MM: 0_B1															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	DP_FRGD_CLR																Foreground color															

**Description**

DP\_FRGD\_CLR is used to hold a solid color source. The number of bits used varies depending on graphics modes (see *Table 5-6 on page 40*)

**Usage**

Generally this register is used for solid color fill or for the foreground source in a color expansion of monochrome data.

The register (DP\_FOG\_CLR) is used to source the solid **Fog** color. It does not apply to the VT4.

**See Also**

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*

		DP_FRGD_BKGD_CLR																MM: 0_B8															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	W	DP_FRGD_CLR																Foreground color [0..15]															
b	W	DP_BKGD_CLR																Background color [0..15]															

**Description**

DP\_FRGD\_BKGD\_CLR is used to set pixel depth.

**Usage**

Set for 16 bpp pixel depths and below.

**See Also**

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*

		DP_FRGD_CLR_MIX																MM: 0_B7															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		c								b								a															
a	W	DP_FRGD_CLR																Foreground color [0..15]															

		DP_FRGD_CLR_MIX																MM: 0_B7															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		c						b						a																			
b	W	DP_FRGD_MIX																Foreground mix															
c	W	DP_FRGD_MIX																Background mix															

**See Also**

*mach64* Programmer’s Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*

		DP_WRITE_MSK																MM: 0_B2															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	DP_WRITE_MSK																Write mask															

**Description**

DP\_WRITE\_MSK is used to inhibit destination writing of selected bits within a pixel. Each occurrence of a zero in the mask will preserve the content of the destination pixel at that bit position in the pixel. The bits used vary according to the video mode (see [Table 5-6 on page 40](#)).

**Usage**

All draw operations require this register to be set.

When Alpha Blending is enabled, the Destination Read FIFO is unavailable to the 2D engine. This register **must** be set to 0xFFFFFFFFh.

**See Also**

*mach64* Programmer’s Guide:

- *Engine Operations: Miscellaneous Operations: Scissoring and Masking*

		DP_PIX_WIDTH															MM: 0_B4																																												
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																												
		l					k					j					i					h					g					f					e					d					c					b					a				
a	R/W	DP_DST_PIX_WIDTH															Destination datapath pixel width : 0 = monochrome 1 = reserved 2 = 8 bpp pseudocolor 3 = 16 bpp aRGB 1555 4 = 16 bpp RGB 565 5 = reserved 6 = 32 bpp aRGB 8888 7 = 8 bpp RGB 332 8 = Y8 greyscale 9 = reserved 10 = reserved 11-12 = YUV 422 packed (YVYU) 13 = reserved 14 = aYUV 444 (8:8:8:8) 15 = reserved																																												
b	R/W	DP_SRC_PIX_WIDTH															Source datapath pixel width: 0 = monochrome 1 = (reserced) 2 = 8 bpp pseudocolor 3 = 16 bpp aRGB 1555 4 = 16 bpp RGB 565 5 = (reserved) 6 = 32 bpp aRGB 8888 7 = 8 bpp RGB332 8 = Y8 greyscale 9-10 = (reserved) 11-12 = YUV 422 packed (YVYU)13 = (reserved) 14 = aYUV 444 (8:8:8:8) 15 = (reserved)																																												
c	R/W	DP_HOST_TRIPLE_EN															0 = Disable host data triplication 1 = Enable host data triplication																																												
d	R/W	DP_SRC_AUTONA_FIX_DIS															0 = Enable fix to SRC AUTONA problem. ORed with HW_DEBUG[1]. 1 = Disable fix. This bit not in GT-B1S1 (readable in UMC but not readable in GT-B1S2)																																												
e	R/W	DP_FAST_SRCCOPY_DIS															0 = Enable SRC copy performance enhancement. ORed with HW_DEBUG[0]. 1 = Disable This bit not in GT-B1S1 (Readable in UMC but not readable in GT-B1S2) In the UMC VT/GT-B, this bit enable/disables the expansion of the GUI SRC read buffer to 16 qwords																																												

cont'd		DP_PIX_WIDTH																MM: 0_B4															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l				k	j	i	h	g				f				e	d	c	b				a								
f	R/W	DP_HOST_PIX_WIDTH																Host datapath pixel width: 0 = monochrome 1 = (reserved) 2 = 8 bpp pseudocolor 3 = 16 bpp aRGB 1555 4 = 16 bpp RGB 565 5 = (reserved) 6 = 32 bpp aRGB 8888 7 = 8 bpp RGB8 332 8 = Y8 greyscale 9-10 = (reserved) 11-12 = YUV 422 packed (YVYU) 13 = (reserved) 14 = aYUV444 (8:8:8:8) 15 = (reserved)															
g	R/W	DP_C14_RGB_INDEX <b>(Not applicable to VT4)</b>																These bits will be used as the upper 4 bits of the C14 color value to select 1 of 16 different palettes.															
h	R/W	DP_BYTE_PIX_ORDER																Reverses the pixel order within each byte in monochrome modes: 0 = pixel order from MSBit to LSBit. 1 = pixel order from LSBit to MSBit															
i	R/W	DP_CONVERSION_TEMP																YUV to RGB conversion temperature 0 = red@6500 K, GB@9300 K 1 = RGB@9300K															
j	R/W	DP_C14_RGB_LOW_NIBBLE																Denotes that when in C18 -> RGB texture lookup mode, the texture should be interpreted as 4 bits/pixel, aligned in bits 3-0 of the byte.															
k	R/W	DP_C14_RGB_HIGH_NIBBLE																Denotes that when in C18 -> RGB texture lookup mode, the texture should be interpreted as 4 bits/pixel, aligned in bits 7-4 of the byte.															

cont'd		DP_PIX_WIDTH															MM: 0_B4																																												
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																												
		l					k					j					i					h					g					f					e					d					c					b					a				
1	R/W	DP_SCALE_PIX_WIDTH															Scaler source and 3D (texture and shading) datapath pixel width: 0 = reserved 1 = reserved 2 = 8 bpp pseudocolor 3 = 15 bpp aRGB 1555 4 = 16 bpp RGB 565 5 = reserved 6 = 32 bpp aRGB 8888 7 = 8 bpp RGB8 332 8 = Y8 greyscale 9 = reserved 10 = reserved 11-12 = YUV 422 packed (YVYU) 13 = reserved 14 = aYUV444 (8:8:8:8) 15 = 16 bpp aRGB 4444																																												

**Description**

DP\_PIX\_WIDTH specifies the pixel format of the destination area, blit source area, and host data register. Although each may be specified independently, the only pixel format conversions supported are 1 bpp to any pixel size when doing color expansion of monochrome data.

DP\_BYTE\_PIX\_ORDER affects pixel ordering within a byte of data for 1 bpp mode. This bit affects the pixel order when writing to destination memory or reading from blit source memory. It also affects the interpretation of the HOST\_DATA register.

If the display mode is 4 bpp, this field should be set to the same value as CRTC\_BYTE\_PIX\_ORDER@CRTC\_GEN\_CNTL. These bits should be set only once upon mode initialization.

**Usage**

This register is used for setting draw engine pixel width and pixel ordering within a byte. The source, host, and destination pixel widths may be specified separately, although only the following combinations are supported for simple colour sources:

**Table 5-7**

Supported Pixel Widths	
Host or Source Pixel Width	Destination Pixel Width
1	1
1	8
1	15
1	16
1	32
8	8
15	15
16	16
32	32

Note that 8 bpp pseudo-color, Y8, and 8 bpp RGB332 are treated as raw 8 bpp data by the standard draw engine, and are differentiated from one another by the Scaler/3D block, which needs to pack expanded 24 bpp pixels into their respective destination pixel formats. Also, YUV422 is treated as raw 32 bpp data by the standard draw engine, and is differentiated by the Scaler/3D block.

When using the Scaler/3D pipeline, the following combination of scaler source and destination pixel formats may be selected:

Table 5-8

Scaler Pipe Pixel Conversions	
Scaler Source Pixel Width	Destination Pixel Widths
Pseudo 8	Pseudo 8
Y8	RGB8, 15, 16, 32, Y8, YUV422, YUV444
Pseudo 8 or Y8	RGB 8, 15, 32*
RGB 8	RGB 8, 15, 16, 32
RGB 12	RGB 8, 15, 16, 32
RGB 15	RGB 8, 15, 16, 32
RGB 16	RGB 8, 15, 16, 32
RGB 32	RGB 8, 15, 16, 32
YUV422	RGB8, 15, 16, 32, Y8, YUV422, YUV444
YUV444	RGB8, 15, 16, 32, Y8, YUV422, YUV444

\*This combination is only available during Texture Mapping or Scaling. The Pseudocolour-to-RGB conversion is done via a read of the texture palette.

**See Also**

mach64 Programmer's Guide:

- *Engine Operations: Draw Operations: Specialized BitBlT Source: Monochrome Expansion*

		DP_MIX																MM: 0_B5															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														b					a														
a	R/W	DP_BKGD_MIX												Background Mix. (See table below)																			
b	R/W	DP_FRGD_MIX												Foreground Mix. (See table below)																			

**Description**

DP\_MIX specifies the ALU mix function for both foreground and background expansions. If the result of the monochrome pixel consumption is zero, then the ALU uses DP\_BKGD\_MIX for that pixel; otherwise, DP\_FRGD\_MIX is used.

**Table 5-9**

Mix Function	Description
0h	(not DST)
1h	"0"
2h	"1"
3h	DST
4h	(not SRC)
5h	DST xor SRC
6h	(not DST) xor SRC
7h	SRC
8h	(not DST) or (not SRC)
9h	DST or (not SRC)
Ah	(not DST) or SRC
Bh	DST or SRC
Ch	DST and SRC
Dh	(not DST) and SRC
Eh	DST and (not SRC)
Fh	(not DST) and (not SRC)
10h-1Fh	Reserved

**Usage**

DP\_FRGD\_MIX must always be set. DP\_BKGD\_MIX is *don't\_care* for non-trivial color expansion of monochrome data. A non-trivial monochrome source is anything but *Always\_'1'*.

Note that when Alpha Blending or Anti-Aliasing is enabled, the Destination Read FIFO is unavailable to the 2D engine. In this case, DP\_MIX **must not** use the Destination.

**See Also**

DP\_MONO\_SRC@DP\_SRC on [page 5-53](#)

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*
- *Engine Operations: Background Information: Source and Destination Mixing Logic*

		DP_SET_GUI_ENGINE																MM: 0_BF															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		n	m	l	k	j	i	h				g			f	e	d			c	b	a											
a	W	SET_DP_DST_PIX_WIDTH																DP_DST_PIX_WIDTH: 0 = Mono 1 = Reserved 2 = 8 Bpp 3 = 15 Bpp 4 = 16 Bpp 5 = Reserved 6 = 32 Bpp 7 = Reserved															
b	W	SET_DP_SRC_PIX_WIDTH																DP_SRC_PIX_WIDTH: 0 = Mono 1 = Set same as SET_DP_DST_PIX_WIDTH setting															
c	W	SET_DST_OFFSET																DST_OFFSET: 0 = 0 1 = 256K 2 = 512K 3 = 768K 4 = 1MB 5-7 = Reserved															
d	W	SET_DST_PITCH																DST_PITCH: 0 = USR_DST_PITCH 1 = 320 2 = 352 3 = 384 4 = 640 5 = 800 6 = 896 7 = 512 8 = 1024 9 = 1152 10 = 1280 11 = 400 (supported in UMC but reserved in SGS versions of VT/GT-B) 12 = 832 (supported in UMC but reserved in SGS versions of VT/GT-B) 13 = 1600 14 = 448 (supported in UMC but reserved in SGS versions of VT/GT-B) 15 = 2048															
e	W	SET_DST_PITCH_BY_2																Modify SET_DST_PITCH setting accordingly: 0 = leave alone 1 = DstPitch*2 (ignored when SET_DST_PITCH = 0)															

cont'd		DP_SET_GUI_ENGINE																MM: 0_BF															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		n	m	l	k	j	i	h				g				f	e	d				c	b	a									
f	W	SET_SRC_OFFPITCH_COPY																SRC_OFF_PITCH: 0 = SRC_OFF_PITCH set to 0 1 = SRC_OFF_PITCH set to DST_OFF_PITCH															
g	W	SET_SRC_HGTWID1_2																SRC_HEIGHT_WIDTH_1, SRC_HEIGHT_WIDTH_2: 0: Height = 8, Width = 8 1: Height = 1, Width = 32 2: Height = 8, Width = 24 3: Reserved															
h	W	SET_DRAWING_COMBO																(See DRAWING_COMBO table below)															
i	W	SET_BUS_MASTER_OP																GUI operation performed by the bus master: 0 = Frame buffer to system memory operation 1 = System memory to frame buffer operation 2 = Foreground register to system memory operation 3 = System memory to host data register operation															
j	W	SET_BUS_MASTER_EN																Enables bus mastering for any subsequent GUI operations															
k	W	SET_BUS_MASTER_SYNC																Synchronizes GUI operations to bus master. No operations permitted until both GUI and bus master are complete															
l	W	DP_HOST_TRIPLE_EN																Enable to triplicate monochrome host data															
m	W	SET_FAST_FILL_EN																Fast filling for transparent DST (FRGD source with scissoring)															
n	W	BLOCK_WRITE_ENA																Enable block write blit using SGRAM's colour register															

**Usage**

Writing this register will set the following registers to the known values indicated, in addition to the registers set by the bit fields:

**Table 5-10**

Register	Value
DST_Y_X	0
DST_HEIGHT_WIDTH	0
SRC_Y_X	0
DP_BKGD_CLR	0
DP_FRGD_CLR	0
SC_TOP_BOTTOM	3FFF0000h = OPEN completely
SC_LEFT_RIGHT	1FFF0000h = OPEN completely
DP_WRITE_MSK	FFFFFFFFh = enable all destination writes

**Table 5-10 cont'd**

Register	Value
DP_HOST_PIX_WIDTH@DP_PIX_WIDTH	0
DP_BYTE_PIX_ORDER@DP_PIX_WIDTH	0
SRC_8x8x8_BRUSH_LOADED@SRC_CNTL	0
CLR_CMP_CNTL	0
DP_SRC_AUTONA_FIX_DIS@DP_PIX_WIDTH	0
DP_FAST_SRCCOPY_DIS@DP_PIX_WIDTH	0
DP_CI4_RGB_ORDER@DP_PIX_WIDTH	0
DP_BYTE_ORDER@DP_PIX_WIDTH	0
DP_CONVERSION_TEMP@DP_PIX_WIDTH	0
DP_CI4_RGB_LOW_NIBBLE@DP_PIX_WIDTH	0
DP_CI4_RGB_HIGH_NIBBLE@DP_PIX_WIDTH	0
DP_SCALE_PIX_WIDTH@DP_PIX_WIDTH	0
DP_HOST_TRIPLE_ENA@DP_PIX_WIDTH	0
DP_COMPOSITE_PIX_WIDTH@DP_PIX_WIDTH	0
SRC_X_START	0
SRC_Y_START	0
SRC_TRACK_DST@SRC_CNTL	0
COLOR_REG_WRITE_EN@SRC_CNTL	0
BLOCK_WRITE_EN@SRC_CNTL	0
ALPHA_OVERLAP_ENb@DST_CNTL	0
SUB_PIX_ON@DST_CNTL	0

**Table 5-11 DRAWING\_COMBO Table**

	DP_SRC	DP_MIX	GUI_TRAJ_CNTL	Used in
0000	XXXXXXXX	XXXXXX XX	XXXXXXXX	state is unknown and undefined
0001	0000100h (FgFrgdClr)	070003h	00000023h DstXDir+DstYDir+ DstLastPel	DefaultContext (Default Screen Blit)
0010	0000200h (FgHost)	070007h	00000003h DstXDir+DstYDir	BltSCol2DScr via HOST_DATA (GWM3).
0011	0020100h (MonoHost+FgFrgdClr)	070007h	00000003h DstXDir + DstYDir	BltSMonI2DScr via HOST_DATA (GWM4).

**Table 5-11 DRAWING\_COMBO Table cont'd**

	DP_SRC	DP_MIX	GUI_TRAJ_CNTL	Used in
0100	0000100h (FgFrgdClr)	070007h	00000023h DstXDir+DstYDir+ DstLastPel	SolPat2DstScr PATCOPY (GWM1)
0101	0010100h (MonoPattRegs+ FgFrgdClr)	070007h	01000003h DstXDir+DstYDir+ PatMonoEnable	BltHatPat2DstScr MonoPATCOPY
0110	0000100h (FgFrgdClr)	070007h	00000003 DstXDir+DstYDir	patCopy and srcCopy for solid ROPs for Apple
0111	0000300h (FgBlit)	070007h	00030003 DstXDir+DstYDir+Src PattEn+SrcPattRotEn	patCopy and srcCopy for pattern ROPs for Apple
1000	0000300h (FgBlit)	070007h	00000000h	DefaultContext + S to S SRCCOPY
1001	0000300h (FgBlit)	070007h	00000001h	DefaultContext + S to S SRCCOPY
1010	0000300h (FgBlit)	070007h	00000002h	DefaultContext + S to S SRCCOPY
1011	0000300h (FgBlit)	070007h	00000003h	DefaultContext + S to S SRCCOPY + CacToS SRCCOPY (GWM3,5)
1100	0020100h (FgFrgdClr+MonoHst)	070003h	1004001Bh (HostByteAlign+ SrcLinearEnable+ DstXDir + DstYDir+ DstXTile+DstYTile)	MonoContext : (Default MonoExpand Blit)
1101	0020100h (FgFrgdClr+MonoHst)	070003h	0004001Bh (SrcLinearEnable+ DstXDir + DstYDir + DstXTile + DstYTile)	MonoContext : (Text Blit)
1111	0000300h (FgBlit)	070007h	0004001Bh (SrcLinearEnable + DstXDir + DstYDir + DstXTile + DstYTile)	Src_8x8x8_Brush, polygon fill, pat-copy

		DP_SRC																MM: 0_B6															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		c		b				a									
a	R/W	DP_BKGD_SRC																Background source: 0 = Background color 1 = Foreground color 2 = Host data 3 = Blit source 4 = Pattern registers 5 = Scaler/3D data 6-7 = (Reserved)															
b	R/W	DP_FRGD_SRC																Foreground source – bit descriptions same as those for DP_BKGD_SRC[2:0], shown above.															
c	R/W	DP_MONO_SRC																Monochrome source: 0 = '1' 1 = Pattern registers 2 = Host data 3 = Blit source															

**Description**

DP\_SRC controls the mono mux and the two color muxes in the pixel data path.

**Usage**

DP\_FRGD\_SRC and DP\_MONO\_SRC are required to be set for all draw operations. DP\_BKGD\_SRC is *don't care* for non-trivial color expansion of monochrome data. A non-trivial monochrome source is anything but *Always\_1'*.

**See Also**

*mach64* Programmer's Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*

## 5.2.5 Color Compare

The color compare function allows color keying on destination or source color values. Note that the color comparison function is not supported in 1 bpp mode.

When color keying on the texel source, the key is compared against the expanded (24 bit) source. When color keying 8 bit pseudo color sources, the source data is located on the low order 8 bits.

		CLR_CMP_CLR																MM: 0_C0															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	CLR_CMP_CLR																Color comparison color															

**Description**

CLR\_CMP\_CLR is compared against the source or destination data to determine whether source data will overwrite the destination data.

**Usage**

Use this register only when CLR\_CMP\_FN@CLR\_CMP\_CNTL is set to a non-trivial compare function.

**See Also**

CLR\_CMP\_CNTL on [page 5-55](#)

CLR\_CMP\_MSK on [page 5-54](#)

*mach64* Programmer's Guide:

- *Engine Operations: Draw Operations: Specialized BitBlit Source: Transparent BitBlts*

		CLR_CMP_MSK																MM: 0_C1															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	CLR_CMP_MSK																Color comparison mask															

**Description**

The CLR\_CMP\_MSK register is used in conjunction with CLR\_CMP\_FN. Both CLR\_CMP\_CLR and the source/destination data are masked by the color comparison mask.

**Usage**

Use this register only when CLR\_CMP\_FN@CLR\_CMP\_CNTL is set to a non-trivial compare function.

**See Also**

CLR\_CMP\_CLR on [page 5-54](#)

CLR\_CMP\_CNTL on [page 5-55](#)

*mach64* Programmer's Guide:

- *Engine Operations: Draw Operations: Specialized BitBlit Source: Transparent BitBlts*

**This register is slightly different for RAGE IIC and VT4**

		CLR_CMP_CNTL																MM: 0_C2															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>IIC</b>																		b								a							
<b>VT4</b>																		b'								a							
a	R/W	CLR_CMP_FCN																Color comparison function: 0 = False 1 = True 2-3 = (reserved) 4 = DST_CLR != CLR_CMP_CLR 5 = DST_CLR = CLR_CMP_CLR 6-7 = (reserved)															
b	R/W	CLR_CMP_SRC																Defines source for color keying: 0 = Destination 1 = 2D Source 2 = Texel Source/Scaler Source 3 = Reserved															
b'	R/W	CLR_CMP_SRC																Defines source for color keying: 0 = Destination 1 = 2D Source															

**Description**

CLR\_CMP\_CNTL is used to configure the source or destination compare logic.

CLR\_CMP\_SRC determines whether the CLR\_CMP\_CLR register is to be compared against the source or the destination data. When CLR\_CMP\_SRC is '1', Auto Fastfill must be disabled.

CLR\_CMP\_FN determines the compare function. If the result of the comparison is false, then color source data is written to the destination; otherwise destination

data is written to the destination.

Setting CLR\_CMP\_FN to any function other than FALSE or TRUE when CLR\_CMP\_SRC is set for destination keying will automatically cause the destination operation to be read-modify-write.

**Usage**

This register is used to selectively inhibit the drawing of certain pixels which key on the source data or destination data.

**See Also**

CLR\_CMP\_CLR on [page 5-54](#)

CLR\_CMP\_MSK on [page 5-54](#)

*mach64* Programmer’s Guide:

- *Engine Operations: Background Information: Logical Pixel Data Path*
- *Engine Operations: Draw Operations: Specialized BitBlt Source: Transparent BitBlts*

## 5.2.6 Command FIFO

The command FIFO is ‘n’ words deep by 32 bits, where n > 16. For the RAGE PRO, n = 64,128 or 192 as determined by CMD\_FIFO\_SIZE\_MODE@GUI\_CNTL.

FIFO_STAT																MM: 0_C4																	
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																	a																
a	R	FIFO_STAT																Register represents the occupancy of the last 16 entries in the FIFO, regardless of the actual total FIFO depth.															

**Description**

Reading FIFO\_STAT returns the status of the command FIFO. Any occurrence of a ‘1’ in the FIFO\_STAT field indicates that the corresponding FIFO entry is filled. Writing to the command FIFO when insufficient entries are available will cause the FIFO\_ERR bit to go high and lock the draw engine. This circumstance should never occur. An interrupt may be wired to the FIFO\_ERR bit for debugging purposes through BUS\_CNTL. The draw engine may reset the error condition

through GEN\_TEST\_CNTL.

Only registers with DWORD indices greater than or equal to 0x40 go through the command FIFO. All other registers bypass the FIFO.

**Usage**

Each grouping of register writes through the command FIFO must be preceded by a FIFO check to ensure that sufficient entries are available.

**See Also**

BUS\_CNTL on [page 4-4](#)

GEN\_TEST\_CNTL on [page 4-20](#)

*mach64* Programmer's Guide:

- *Engine Initialization: Background Information on the mach64 Engine: FIFO Queue*
- *Engine Operations: Draw Operations*

		GUI_CMDFIFO_DEBUG																MM: 1_5C															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		f							e	d	c						b						a										
a	R/W	REG_INDEX																Read: target register for register write															
b	R/W	RADR																Read: read pointer value driven by hardware Write (SNOOP mode): read pointer to FIFO															
c	R/W	WADR																Read: write pointer value driven by hardware															
d	R/W	REN																Read: read enable driven by hardware Write (SNOOP mode): read enable to FIFO															
e	R/W	WEN																Read: write enable driven by hardware															
f	R/W	SNOOP																SNOOP mode: 0 = disable snoop mode, normal operation 1 = enable snoop mode															

		GUI_CMDFIFO_DATA																MM: 1_5D															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R	GUI_CMDFIFO_DATA																Value read from FIFO pointed to by the read pointer															

		GUI_CNTL																MM: 1_5E															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																														a	
a	R/W	CMDFIFO_SIZE_MODE																Sets CMDFIFO size: 00 = 192 01 = 128 (default) 10 = 64 11 = reserved FIFO must be empty before writing this register Writing to this register should be followed by a reading from GUI_STAT for proper synchronization															

## 5.2.7 Context Control

		CONTEXT_MASK																MM: 0_C8															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	R/W	CONTEXT_MASK																Context mask. Each bit in the mask which is set to '1' enables the corresponding register to be loaded from the context buffer. The mapping of mask bits to registers is indicated in the <i>mach64 Programmer's Guide</i> , under <i>Engine Operations: Draw Engine Contexts</i> .															

### Description

CONTEXT\_MASK masks the loading of registers for context load operations. Each bit in this register corresponds to a DWORD entry in the context load structure. For instance, bit 2 corresponds to DWORD entry 2, the DST\_OFF\_PITCH entry.

In context load operations, both the `CONTEXT_MASK` entry and `CONTEXT_LOAD_CNTL` entry are always loaded.

**Usage**

Applications do not need to touch this register. Context load operations use the `CONTEXT_MASK` entry in the context save structure.

**See Also**

`CONTEXT_LOAD_CNTL` below

*mach64* Programmer's Guide:

- *Engine Operations: Draw Operations*
- *Engine Operations: Draw Engine Contexts*
- *Engine Operations: Draw Engine Contexts: Saving and Restoring a Context*

CONTEXT_LOAD_CNTL																MM: 0_CB																	
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		c														b		a															
a	R/W	CONTEXT_LOAD_PNTR																Context load pointer															
b	R/W	CONTEXT_LOAD_CMD																Context load cmd 0 = No context load 1 = Loads context from CONTEXT_LOAD_PNTR 2 = Loads context from CONTEXT_LOAD_PNTR and initiate rectangular fill 3 = Loads context from CONTEXT_LOAD_PNTR and initiate Bresenham line or trapezoid draw. If bit 15 of DST_BRES_LNTH or DST_WIDTH is set, a trapezoid draw will be done.															
c	R/W	CONTEXT_LOAD_DIS																Disables context command from executing. Note that this bit is ignored when this register is loaded within a context. The context command will always execute in this case. 0 = Executes context command 1 = Doesn't execute context command															

**Description**

Writing to register `CONTEXT_LOAD_CNTL` will initiate a context load and optionally perform a draw operation.

On a context load, the `CONTEXT_MASK` entry specified in the context load area determines which register will be loaded. The `CONTEXT_MASK` register is ignored for this operation.

The `CONTEXT_LOAD_CNTL` entry in the context save structure must specify a no-op to halt the chain; otherwise the context will load and execute the next context in the chain.

Context pointers are specified in 64 DWORD chunks in reverse order from top of memory

`CONTEXT_LOAD_DIS` in the `CONTEXT_LOAD_CNTL` entry is ignored during a context load and cannot be used to prevent chaining of contexts.

**Usage**

This register is used to load a default context into the draw engine or to execute a context chain.

**See Also**

`CONTEXT_MASK` above

*mach64* Programmer's Guide:

- *Engine Operations: Draw Operations*
- *Engine Operations: Draw Engine Contexts*
- *Engine Operations: Draw Engine Contexts: Saving and Restoring a Context*

## 5.2.8 Draw Engine Composite Control

GUI_TRAJ_CNTL																MM: 0_CC																	
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		aa		z	y		x	w	v	u	t	s	r	q	p	o	n	m	l	k	j	i		h	g	f	e	d	c	b	a		
a	R/W	DST_X_DIR										Destination X direction 0 = right to left 1 = left to right																					
b	R/W	DST_Y_DIR										Destination Y direction 0 = bottom to top 1 = top to bottom																					
c	R/W	DST_Y_MAJOR										Destination Y major axis flag for bresenham lines 0 = X major line 1 = Y major line																					

cont'd		GUI_TRAJ_CNTL																MM: 0_CC															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			aa	z		y	x	w	v	u	t	s	r	q	p	o	n	m	l	k	j		i		h	g	f	e	d	c	b	a	
d	R/W	DST_X_TILE																Enables rectangular tiling in the X direction															
e	R/W	DST_Y_TILE																Enables rectangular tiling in the Y direction															
f	R/W	DST_LAST_PEL																Destination last pel enable															
g	R/W	DST_POLYGON_EN																Destination polygon outline and polygon fill enable															
h	R/W	DST_24_ROT_EN																Enables 24 bpp rotation. DSTPIXWIDTH <b>must</b> be set to 8 bpp.															
i	R/W	DST_24_ROT																Initial foreground color, background color, write mask, and monochrome pattern rotation when drawing packed 24 bpp.															
J	R/W	DST_BRES_ZREO																0 = DEST_BRES_ERR = 0 is defined as a positive number 1 = DEST_BRES_ERR = 0 is defined as negative number															
k	R/W	DST_POLYGON_RTEDGE_DISS																Disables drawing of the right edge pixel of a polygon fill operation. 0 = drawing of right edge pixel is enabled 1 = drawing of right edge pixel is disabled															
l	R/W	TRAIL_X_DIR																Trapezoid trailing edge direction. 0 = right to left 1 = left to right															
m	R/W	TRAP_FILL_DIR																Trapezoid fill direction 0 = right to left (trailing edge is to the left of the leading edge) 1 = left to right (trailing edge is to the right of the leading edge)															
n	R/W	TRAIL_BRES_SIGN																Sign of TRAIL_BRES_ERR when TRAIL_BRES_ERR = 0 0 = TRAIL_BRES_ERR = 0 is defined as a positive number 1 = TRAIL_BRES_ERR = 0 is defined as negative number															
o	R/W	SRC_PATT_EN																Enables patten source. SRC_Y_END will only be used if this bit is enabled.															
p	R/W	SRC_PATT_ROT_EN																Enables pattern source rotation. SRC_X_START, SRC_Y_START will only be used if this bit is enabled															
q	R/W	SRC_LINEAR_EN																Enables the source to be advanced linearly in memory. The source starts at SRC_OFFSET and advances in the left-to-right direction. DST_X_DIR should also be set to the left-to-right to operate properly. Note that all other source registers and control bits with the exception of SRC_BYTE_ALIGN are ignored.															
r	R/W	SRC_BYTE_ALIGN																Allows the source to skip to the next data byte boundary when the destination advances in the Y direction. SRC_LINEAR_EN <b>must</b> be set.															

cont'd		GUI_TRAJ_CNTL																MM: 0_CC															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				aa	z		y	x	w	v	u	t	s	r	q	p	o	n	m	l	k	j		i		h	g	f	e	d	c	b	a
s	R/W	SRC_LINE_X_DIR																Source X direction when drawing operation is a bresenham line.															
t	R/W	SRC_8x8x8_BRUSH																Treats source as an 8x8x8 linear brush (SRC must be QWORD aligned)															
u	R/W	FAST_FILL_EN																Fast filling for transparent DST (FRGD source with scissoring)															
v	R/W	SRC_TRACK_DST																Source will track the trajectory that the DST FIFO is using															
w	R/W	PAT_MONO_EN																Monochrome 8x8 pattern enable															
x	R/W	PAT_CLR_4x2_EN																Color 4x2 pattern enable															
y	R/W	PAT_CLR_8x1_EN																Color 8x1 pattern enable															
z	R/W	HOST_BYTE_ALIGN																Enables byte alignment of the host data															
aa	R/W	HOST_BIG_ENDIAN_EN																Enables big endian data translation for 15 bpp, 16 bpp, and 32 bpp pixel widths. In 15 bpp and 16 bpp modes, the bytes within each word are swapped. In 32 bpp mode, the order of the four bytes within each DWORD is reversed. 0 = big endian data translation disabled 1 = big endian data translation enabled															

**Description**

GUI\_TRAJ\_CNTL is a composite of registers DST\_CNTL, SRC\_CNTL, PAT\_CNTL, and HOST\_CNTL.

**Usage**

This register is used for general draw operations.

**See Also**

DST\_CNTL on [page 5-5](#)

SRC\_CNTL on [page 5-18](#)

PAT\_CNTL on [page 5-35](#)

HOST\_CNTL on [page 5-31](#)

## 5.2.9 Draw Engine Status

		GUI_STAT																MM: 0_CE															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		f																e	d	c	b	a											
a	R	GUI_ACTIVE																Indicates that the GUI engine is busy OR the 3D engine is busy OR the command FIFO is not empty OR context loading is occurring															
b	R	DSTX_LT_SCISSOR_LEFT																Indicates DSTX is left of left scissor															
c	R	DSTX_GT_SCISSOR_RIGHT																Indicates DSTX is right of right scissor															
d	R	DSTY_LT_SCISSOR_TOP																Indicates DSTY is above top scissor															
e	R	DSTY_GT_SCISSOR_BOTTOM																Indicates DSTY is below bottom scissor															
f	R	GUI_FIFO																Indicates the number of free DWORDS remaining in the FIFO (the default value is determined by CMDFIFO_SIZE_MODE@GUI_CNTL)															

### Description

GUI\_STAT reports the status of the draw engine.

### Usage

The GUI\_ACTIVE bit is used to determine whether the draw engine is busy or idle. All status bits in this register should be read-only when the draw engine is idle.

### See Also

FIFO\_STAT on [page 5-56](#)

*mach64* Programmer's Guide:

- *Engine Initialization: Background Information on the mach64 Engine: FIFO Queue*

This page intentionally left blank.

# Chapter 6

## Host Interface

### 6.1 PCI Configuration Space Registers

The RAGE IIC is optimized to support the PCI local bus and to implement the PCI Configuration Space registers. A brief description of the registers with their byte addresses are given below (for detailed descriptions please refer to the *PCI Local Bus Specification*).

PCI configuration reads and writes may be in 8, 16, or 32 bits. A 32-bit read of byte address 0, for example, would read the four bytes 0 to 3.

		VENDOR ID														Byte Addr: 1:0	
BITS		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a															
a	R	Power-up default = 1002h. This is ATI's assigned PCI vendor ID.															

		DEVICE ID														Byte Addr: 3:2	
BITS		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a															
a	R	Power-up default = 4756h (ASCII characters 'GV'), 4757h (ASCII characters 'GW')															

#### Usage

The 16 bits Device ID (or Chip ID) in the PCI register 2h and CONFIG\_CHIP\_ID non-GUI register are:

**Table 6-1**

DEVICE ID	Description
4756 (GV)	PCI PQFP
4757 (GW)	AGP BGA
475A (GZ)	AGP PQFP
5656 (VV)	PCI PQFP VT4

COMMAND																Byte Addr: 5:4	
BITS		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									i	h	g	f	e	d	c	b	a
a	R/W	I/O Access Enable. Defaults to 0, disabled.															
b	R/W	Memory Access Enable. Defaults to 0, disabled.															
c	R/W	Bus Master Enable. Defaults to 0, disabled.															
d	R	Special Cycles Enable. Always 0, disabled.															
e	R	Memory Write and Invalidate Enable. Always 0, disabled.															
f	R/W	VGA Palette Snooping Enable. Defaults to 0, disabled.															
g	R	Parity Error Response. Always 0, disabled.															
h	R	Read Wait Cycle Control. Always 1.															
i	R	SERR# Enable. Always 0, disabled.															

STATUS																Byte Addr: 7:6	
BITS		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		g	f	e	d	c	b		a								
a	R	Fast Back-to-Back Capable. Always 1.															
b	R	DEVSEL Timing. Defaults to 1, Medium.															
c	R	Signaled Target Abort. Defaults to 0, no Target Abort.															
d	R/W	Received Target Abort. Defaults to 0, inactive.															
e	R/W	Received Master Abort. Defaults to 0, inactive.															
f	R	Signaled System Error. Always 0, inactive.															
g	R	Detected Parity Error. Always 0, inactive.															

ASIC ID									Byte Addr: 08	
BITS		7	6	5	4	3	2	1	0	
		c			b			a		
a	R	Major ASIC version number (A=0)*								

cont'd		ASIC ID						Byte Addr: 08	
BITS		7	6	5	4	3	2	1	0
		c			b			a	
b	R	ASIC foundry ID (000=SGS, 001=NEC, 011=UMC)*							
c	R	Minor ASIC revision number (refer to the ASIC ID table below for default values)							

**Usage**

The 8 bits at PCI address 8h are also known as the ASIC ID. The ASIC ID also appears in the CONFIG\_CHIP\_ID non-GUI register. The following are the ASIC ID's used to date:

**Table 6-2 ASIC IDs**

ASIC ID	Description	ASIC ID	Description
08h	NEC VT-A3	9Ah	UMC VT-B2U3
48h	NEC VT-A4	9Ah	UMC GT-B2U3
40h	SGS VT-A4	1Bh	UMC R3B/D/P-A1
01h	SGS VT-B1S1	5Bh	UMC R3B/D/P-A2
01h	SGS GT-B1S1	1Ch	UMC R3B/D/P-A3
41h	SGS GT-B1S2	5Ch	UMC R3B/D/P-A4
1Ah	UMC GT-B2U1	3Ah	UMC RAGE IIC-A12/A13
5Ah	UMC GT-B2U2	7Ah	UMC RAGE IIC-A21

		REGISTER-LEVEL PROGRAMMING INTERFACE						Byte Addr: 09	
BITS		7	6	5	4	3	2	1	0
		a							
a	R	Power-up default = 00h.							

		SUB-CLASS CODE						Byte Addr: 0A	
BITS		7	6	5	4	3	2	1	0
		a							
a	R	Strap setting. 00h = VGA-compatible, 80h = non-VGA device							

		BASE-CLASS CODE							Byte Addr: 0B	
BITS		7	6	5	4	3	2	1	0	
		a								
a	R	Power-up default = 03h, Display Controller.								

		CACHE LINE SIZE							Byte Addr: 0C	
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	Power-up default = 00h.								

		LATENCY TIMER							Byte Addr: 0D	
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	Power-up default = 00h.								

		HEADER TYPE							Byte Addr: 0E	
BITS		7	6	5	4	3	2	1	0	
		a								
a	R	Power-up default = 00h.								

		BIST							Byte Addr: 0F	
BITS		7	6	5	4	3	2	1	0	
		a								
a	R	Power-up default = 00h, not used.								

MEMORY APERTURE BASE ADDRESS													Byte Addr: 13:10																			
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	d												c														b	a				
a	R	Reserved. Power-up default = 0h																														
b	R/W	Memory Prefetch Enable. Default to 0h, (strap setting).																														
c	R	Reserved. Power-up default = 00000h																														
d	R/W	Memory aperture base address.																														

BLOCK DECODED I/O BASE ADDRESS													Byte Addr: 17:14																			
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	b														a																	
a	R	Always 01h.																														
b	R/W	Block Decoded I/O Address.																														

REGISTER APERTURE BASE ADDRESS													Byte Addr: 1B:18																			
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	b														a																	
a	R	Always 000h.																														
b	R/W	Register Aperture Base Address.																														

ADAPTER ID													Byte Addr: 2F:2C																			
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	a																															
a	R	Power-up default = 00011002h (if strapped in)																														

		<b>BIOS ROM ENABLE</b>																<b>Byte Addr: 33:30</b>															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		d																c								a							
a	R/W	BIOS ROM Enable. Defaults to 0 (UMA always 0).																															
b	R	Reserved. Always 00h.																															
c	R	Reserved. Always 00h.																															
d	R/W	BIOS ROM Base Address. Defaults to 0000h (UMA always 0000h).																															

		<b>POINTER TO CAPABILITY</b>																<b>Byte Addr: 34</b>															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a															
a	R	Pointer to capability. Always 5Ch.																															

		<b>INTERRUPT LINE</b>								<b>Byte Addr: 3C</b>							
BITS		7	6	5	4	3	2	1	0								
		a															
a	R/W	Power-up default = 00h.															

		<b>INTERRUPT PIN</b>								<b>Byte Addr: 3D</b>							
BITS		7	6	5	4	3	2	1	0								
		a															
a	R	Power-up default = 01h (00h - no default - if interrupt is disabled by strap).															

		<b>MINIMUM GRANT</b>								<b>Byte Addr: 3E</b>							
BITS		7	6	5	4	3	2	1	0								
		a															
a	R	Power-up default = 08h.															

MAXIMUM LATENCY								Byte Addr: 3F	
BITS	7	6	5	4	3	2	1	0	
	a								
a	R	Power-up default = 00h.							

USER-DEFINED CONFIGURATION								Byte Addr: 40	
BITS	7	6	5	4	3	2	1	0	
					a				
a	R/W	Disable decoding of GENENA VGA register at I/O address 46E8h. 0 = decode 46E8h 1 = disable decode of 46E8h Power-up default = 1; <b>Note:</b> These bits are set by straps on non-shared configurations.							

ADAPTER ID W																Byte Addr: 4F:4C																
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	a																															
a	W	Power-up default = 00011002h																														

POWER MANAGEMENT CAPABILITIES																Byte Addr: 5F:5C																
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	c																b						a									
a	R	CAP ID. Power-up default = 01h (PCI Power Management)																														
b	R	Next PTR (pointer to next capability). Power-up default = 0h (none other supported)																														
c	R	Power Management Capabilities. Power-up default = 0001h																														

POWER MANAGEMENT CONTROL/STATUS																Byte Addr: 63:60																
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	c								b								a															
a	RW	Control/Status. Power-up default = 0h (Only bits 1:0 of this field are writable)																														

cont'd		POWER MANAGEMENT CONTROL/STATUS																Byte Addr: 63:60															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		c								b								a															
b	R	PMCSR_BSE Bridge Support Ext. Power-up default = 0h																															
c	R	DATA. Power-up default = 0h																															

## 6.2 Bus Mastering Registers

### 6.2.1 System Bus Mastering

The following registers are used for controlling and determining the status of the bus mastering operations.

		BM_FRAME_BUF_OFFSET																MM: 1_60															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a															
a	R	FRAME_BUF_OFFSET								Frame buffer byte offset for current bus master operation																							

		BM_SYSTEM_MEM_ADDR																MM: 1_61															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		a															
a	R	FRAME_MEM_ADDRESS								System memory byte address (physical) for current bus master operation																							

		BM_COMMAND																MM: 1_62															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		c		b																		a											
a	R	BYTE_COUNT								Number of bytes for transferring (up to 4096)																							
b	R	FRAME_OFFSET_HOLD								0 = Increment frame buffer offset 1 = Hold frame buffer offset																							

BM_COMMAND																MM: 1_62																				
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	c		b																		a															
c	R	END_OF_LIST_STATUS																1 = End of bus master list																		

BM_STATUS																MM: 1_63																	
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	a																																
a	R	BUS_MASTER_STATUS																Status of current bus master operation															

BM_SYSTEM_TABLE																MM: 1_6F																	
BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	b																										a						
a	R/W	SYSTEM_TRIGGER																0 = Transfer system memory data to frame buffer immediately 1 = Transfer frame buffer data to system memory immediately 2 = Transfer frame buffer to system memory on capture Buf0 completion 3 = Transfer frame buffer to system memory on capture Buf1 completion 4 = Transfer frame buffer to system memory on host one-shot completion 5 = Transfer system memory to MPP data port 6-7 = Reserved															
b	R/W	SYSTEM_TABLE_ADDR																Physical address [31:4] in system memory for start of SYSTEM Descriptor Table															

## 6.2.2 Draw Engine Bus Mastering

		BM_HOSTDATA																MM: 0_91															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	W	BM_HOSTDATA																Bus Master host data register															

*See Also*

BM\_ADDR on [Chapter 6](#)

BM\_DATA on [Chapter 6](#)

The register below has two purposes (see *Usage*).

		BM_ADDR																MM: 0_92															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																a															
a	W	GUIREG_ADDR																Index offset to desired GUI register															
b	W	GUIREG_COUNTER																The number of GUI registers to be consecutively written. Register offset will be automatically incremented by 1 DWORD after each write. The value programmed represents the number of registers minus 1, i.e., '0' means write a single register.															

and

		BM_DATA																MM: 0_92															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		a																															
a	W	GUIREG_DATA																Data for register at offset specified by BM_ADDR															

### Description

BM\_ADDR determines the 8-bit memory mapped offset for the desired GUI register. BM\_DATA is used to write the 32-bit data.

### Usage

The BM\_ADDR/DATA register is dual-purpose. Note that the BM\_ADDR/DATA register is mapped to the same address intentionally to support this type of bus

mastering operation. Upon the first write, the address of the desired GUI register is loaded into BM\_ADDR. This is an 8-bit address defined by the memory-mapped (MM) offset designated for the register. Only GUI registers in block zero can be loaded in this manner. The second write (to BM\_DATA) permits the 32-bit data written to be loaded into the specified register. After this write, the BM returns to address mode to await an the next register address.

Writing any register except BM\_ADDR will reset BM\_ADDR/DATA to address mode.

This register is extremely useful for transferring a list of register setup information from system memory using the bus master. Simply set up memory as a series of alternating register offset/data pairs (2 DWORDS per pair) and initiate a bus master operation (system → frame) that tranfers the data in this list to the BM\_ADDR register. Ensure that the frame buffer offset points to the BM\_ADDR/DATA register and the FRAME\_OFFSET\_HOLD bit is set in the BM\_COMMAND DWORD entry for the current descriptor.

*See Also*

BM\_HOSTDATA on [Chapter 6](#)

		BM_GUI_TABLE																MM: 1_6E															
BITS		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		b																										a					
a	R/W	CIRCULAR_BUF_SIZE																0 = 16KB (1K entries) 1 = 32KB (2K entries) 2 = 64KB (4K entries) 3 = 128KB (8K entries)															
b	R/W	GUI_TABLE_ADDR																Physical address [31:4] in system memory for start of GUI Descriptor Table															

*Usage*

The GUI\_TABLE\_ADDR will wrap when it internally reaches a 16KB, 32KB, 64KB, or 128KB boundary (according to its circular buffer size).

This page intentionally left blank.

# Chapter 7

## VGA-Compatible Registers

---

### 7.1 VGA Compatible Registers Summary – By I/O Port

VGA registers in the RAGE PRO are fully hardware-compatible with registers in the IBM VGA video adapter. They are grouped and described in details on the pages as indicated in the table below.

**Table 7-1**

Register Functional Classes	Page
CRT Controller Registers (GR <sub>Axx</sub> )	7-5
Attribute Controller Registers (ATTR <sub>xx</sub> )	7-17
General Status and Configuration Registers (GEN <sub>xx</sub> )	7-22
Sequencer Registers (SEQ <sub>xx</sub> )	7-26
DAC Registers (DAC <sub>xx</sub> )	7-30
Graphics Controller Registers (GR <sub>Axx</sub> )	7-31

Also, for convenience, they are listed by I/O port address (and by index) in table 9-2 on the next three pages.

Note:

under the Port column:

? = B when GENMO[0]=0 (Monochrome emulation).

? = D when GENMO[0]=1 (Color/Graphics emulation).

**Table 7-2 VGA Compatible Registers Reference List**

Port	Index	Function	Type	Mnemonic	Register Name	Page
0102	–	General	W	GENVS	VGA Sleep	7-22
03?4	–	CRT Controller	R/W	CRTX	CRTC Index	7-5
03?5	0		R/W	CRT00	Horizontal Total	7-5
03?5	1		R/W	CRT01	Horizontal Display Enable End	7-5
03?5	2		R/W	CRT02	Start Horizontal Blanking	7-6
03?5	3		R/W	CRT03	End Horizontal Blanking	7-6
03?5	4		R/W	CRT04	Start Horizontal Retrace	7-6
03?5	5		R/W	CRT05	End Horizontal Retrace	7-7
03?5	6		R/W	CRT06	Vertical Total	7-7
03?5	7		R/W	CRT07	CRTC Overflow	7-7
03?5	8		R/W	CRT08	Preset Row Scan	7-8
03?5	9		R/W	CRT09	Maximum Scan Line	7-9
03?5	A		R/W	CRT0A	Cursor Start	7-9
03?5	B		R/W	CRT0B	Cursor End	7-10
03?5	C		R/W	CRT0C	Start Address (High Byte)	7-10
03?5	D		R/W	CRT0D	Start Address (Low Byte)	7-11
03?5	E		R/W	CRT0E	Cursor Location (High Byte)	7-11
03?5	F		R/W	CRT0F	Cursor Location (Low Byte)	7-11
03?5	10		R/W	CRT10	Start Vertical Retrace	7-12
03?5	11		R/W	CRT11	End Vertical Retrace	7-12
03?5	12		R/W	CRT12	Vertical Display Enable End	7-13
03?5	13		R/W	CRT13	Offset	7-13
03?5	14		R/W	CRT14	Underline Location	7-13
03?5	15	R/W	CRT15	Start Vertical Blanking	7-14	
03?5	16	R/W	CRT16	End Vertical Blanking	7-14	
03?5	17	R/W	CRT17	CRT Mode	7-15	
03?5	18	R/W	CRT18	Line Compare	7-16	
03?5	1E,1F	R	CRT1E, 1F	Graphic Controller Index Decode	7-16	
03?5	22	R	CRT22	RAM Data Latch Readback	7-17	
03?A	–	General	W	GENFC	Feature Control	7-22
03?A	–		R	GENS1	Input Status 1	7-23

**Table 7-2 VGA Compatible Registers Reference List** **cont'd**

Port	Index	Function	Type	Mnemonic	Register Name	Page
03C0	–	Attribute Controller	R/W	ATTRX	Attribute Controller Index	<a href="#">7-17</a>
03C0	00-0F		W	ATTR(00:0F)	Palette (00 to 0F)	<a href="#">7-18</a>
03C0	10		W	ATTR10	Mode Control	<a href="#">7-18</a>
03C0	11		W	ATTR11	Overscan Color	<a href="#">7-19</a>
03C0	12		W	ATTR12	Color Map Enable	<a href="#">7-20</a>
03C0	13		W	ATTR13	Horizontal PEL Panning	<a href="#">7-20</a>
03C0	14		W	ATTR14	Color Select	<a href="#">7-21</a>
03C1	00-0F		R	ATTR(00:0F)	Palette (00 to 0F)	<a href="#">7-18</a>
03C1	10		R	ATTR10	Mode Control	<a href="#">7-18</a>
03C1	11		R	ATTR11	Overscan Color	<a href="#">7-19</a>
03C1	12		R	ATTR12	Color Map Enable	<a href="#">7-20</a>
03C1	13		R	ATTR13	Horizontal PEL Panning	<a href="#">7-20</a>
03C1	14		R	ATTR14	Color Select	<a href="#">7-21</a>
03C2	–		General	W	GENMO	Miscellaneous Output
03C2	–	R		GENSO	Input Status 0	<a href="#">7-24</a>
03C3	–	R		GENENB	Video Subsystem Enable (Board)	<a href="#">7-24</a>
03C4	–	Sequencer	R/W	SEQX	Sequencer Index	<a href="#">7-26</a>
03C5	0		R/W	SEQ00	Reset	<a href="#">7-26</a>
03C5	1		R/W	SEQ01	Clock Mode	<a href="#">7-26</a>
03C5	2		R/W	SEQ02	Map Mask	<a href="#">7-27</a>
03C5	3		R/W	SEQ03	Character Map Select	<a href="#">7-28</a>
03C5	4		R/W	SEQ04	Memory Mode	<a href="#">7-29</a>
03C6	–	DAC	R/W	DAC_MASK	DAC Mask	<a href="#">7-30</a>
03C7	–		R/W	DAC_R_INDEX	DAC Read Current Color Index	<a href="#">7-30</a>
03C8	–		R/W	DAC_W_INDEX	DAC Write Current Color Index	<a href="#">7-30</a>
03C9	–		R/W	DAC_DATA	DAC Data	<a href="#">7-31</a>
03CA	–	General	R	GENFC	Feature Control	<a href="#">7-22</a>
03CC	–		R	GENMO	Miscellaneous Output	<a href="#">7-23</a>

**Table 7-2 VGA Compatible Registers Reference List** **cont'd**

Port	Index	Function	Type	Mnemonic	Register Name	Page
03CE	–	Graphics Controller	R/W	GRAX	Graphics Controller Index	<a href="#">7-31</a>
03CF	0		R/W	GRA00	Set/Reset	<a href="#">7-31</a>
03CF	1		R/W	GRA01	Enable Set/Reset	<a href="#">7-32</a>
03CF	2		R/W	GRA02	Color Compare	<a href="#">7-33</a>
03CF	3		R/W	GRA03	Data Rotate	<a href="#">7-34</a>
03CF	4		R/W	GRA04	Read Map Select	<a href="#">7-34</a>
03CF	5		R/W	GRA05	Graphics Mode	<a href="#">7-35</a>
03CF	6		R/W	GRA06	Graphics Miscellaneous	<a href="#">7-36</a>
03CF	7		R/W	GRA07	Color Don't Care	<a href="#">7-37</a>
03CF	8		R/W	GRA08	Bit Mask	<a href="#">7-38</a>
46E8	–	General	W	GENENA	Video Subsystem Enable (Add-On)	<a href="#">7-25</a>

The following sections describe the registers grouped under the six register classes mentioned earlier. **I/O** indicates the read and write address of the register, and **Index** is included if the register is accessible indirectly.

## 7.2 VGA CRT Controller Registers

In the I/O address, note that:

? = B when GENMO[0]=0 (Monochrome emulation).

? = D when GENMO[0]=1 (Color/Graphics emulation).

		<b>CRTC INDEX (CRTX)</b>					<b>I/O: 3?4</b>	<b>INDEX:--</b>		
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	VCRTC_IDX[5:0]				This index points to one of the internal registers of the CRT controller (CRTC) at address 3?5h, for the next CRTC read/write operation. These registers are described on the following pages.				

		<b>HORIZONTAL TOTAL (CRT00)</b>					<b>I/O: 3?5</b>	<b>INDEX: 00</b>		
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	H_TOTAL[7:0]				These bits define the active horizontal display in a scan line, including the retrace period. The value is five less than the total number of displayed characters in a scan line.				

		<b>HORIZONTAL DISPLAY ENABLE END (CRT01)</b>					<b>I/O: 3?5</b>	<b>INDEX: 01</b>		
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	H_DISP_END[7:0]				These bits define the active horizontal display in a scan line. The value is one less than the total number of displayed characters in a scan line				

START HORIZONTAL BLANKING (CRT02) I/O: 3?5 INDEX: 02										
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	H_BLANK_START[7:0]			These bits define the horizontal character count that represents the character count in the active display area plus the right border. In other words, the count is from the start of active display to the start of triggering of the H blanking pulse.					

END HORIZONTAL BLANKING (CRT03) I/O: 3?5 INDEX: 03									
BITS		7	6	5	4	3	2	1	0
		c	b		a				
a	R/W	H_BLANK_END[4:0]			H Blanking End bits 4-0, respectively. These are the five low-order bits (of six bits in total) of horizontal character count for triggering the end of the horizontal blanking pulse. The sixth bit is CRT05[7]. The character count is equal to the sum of "H blanking start" plus "H blanking pulse width".				
b	R/W	H_DE_SKEW[1:0]			Display Enable Skew: 00 = Zero-character-clock skew. 01 = One-character-clock skew. 10 = Two-character-clock skew. 11 = Three-character-clock skew.				
c	R/W	CR10CR11_R_DISB			Compatibility Read: 0 = Enables write-only to CRT10 and CRT11 1 = Enables read/write access to both vertical retrace start/end register CRT10 and CRT11				

START HORIZONTAL RETRACE (CRT04) I/O: 3?5 INDEX: 04										
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	H_SYNC_START[7:0]			These bits define the horizontal character count at which the horizontal retrace pulse becomes active.					

END HORIZONTAL RETRACE (CRT05) I/O: 3?5 INDEX: 05								
BITS	7	6	5	4	3	2	1	0
	c		b		a			
a	R/W	H_SYNC_END[4:0]		H Retrace Ends bits: These are the 5-bit result from the sum of CRT04 plus the width of the horizontal retrace pulse in character clock units.				
b	R/W	H_SYNC_SKEW[1:0]		H Retrace Delay bits: 00 = Zero character clocks 01 = One character clock 10 = Two character clocks 11 = Three character clocks These two bits skew the Horizontal Retrace pulse				
c	R/W	H_BLANK_START[5]		H Blanking End Bit 5 This is bit 5 of the 6-bit character count for the H blanking end pulse. The other five low-order bits are CRT03[4:0]				

VERTICAL TOTAL (CRT06) I/O: 3?5 INDEX: 06								
BITS	7	6	5	4	3	2	1	0
	a							
a	R/W	V_TOTAL[7:0]		These are the eight low-order bits of the 10-bit vertical total register. The two high-order bits are CRT07[5:0] in the CRTC overflow register. The value of this register represents the total number of H raster scans plus vertical retrace (active display, blanking), minus two scan lines.				

CRTC OVERFLOW (CRT07) I/O: 3?5 INDEX: 07								
BITS	7	6	5	4	3	2	1	0
	h	g	f	e	d	c	b	a
a	R/W	V_TOTAL[8]		V Total Bit 8 (CRT06) Bit 8 of 10-bit vertical count for V Total (for functional description, see CRT06 register)				
b	R/W	V_DISP_END[8]		End V Display Bit 8 (CRT12) Bit 8 of 10-bit vertical count for V Display enable end (for functional description, see CRT12 register).				

cont'd		CRTC OVERFLOW (CRT07)				I/O: 3?5		INDEX: 07	
BITS		7	6	5	4	3	2	1	0
		h	g	f	e	d	c	b	a
c	R/W	V_SYNC_START[8]			Start V Retrace Bit 8 (CRT10) Bit 8 of 10-bit vertical count for V Retrace start (for functional description, see CRT10 register)				
d	R/W	V_BLANK_START[8]			Start V Blanking Bit 8 (CRT15) Bit 8 of 10-bit vertical count for V Blanking start (for functional description, see CRT15 register)				
e	R/W	LINE_CMP[8]			Line Compare Bit 8 (CRT18) Bit 8 of 10-bit vertical count for Line Compare (for functional description, see CRT18 register)				
f	R/W	V_TOTAL[9]			V Total Bit 9 (CRT06) Bit 9 or 10-bit vertical count for V Total (for functional description, see CRT06 register)				
g	R/W	V_DISP_END[9]			End V Display Bit 9 (CRT12) Bit 9 of 10-bit vertical count for V Display Enable End (for functional description, see CRT12 register)				
h	R/W	V_SYNC_START[9]			Start V Retrace Bit 9 (CRT10) Bit 9 of 10-bit vertical count for V Retrace start (for functional description, see CRT10 register)				

		PRESET ROW SCAN (CRT08)				I/O: 3?5		INDEX: 08	
BITS		7	6	5	4	3	2	1	0
			b		a				
a	R/W	ROW_SCAN_START[4:0]			This register is used for software-controlled vertical scrolling in text or graphics modes. The value specifies the first line to be scanned after a V retrace (in the next frame). Each H Retrace pulse increments the counter by 1, up to the Maximum Scan Line value programmed by CRT09, then the counter is cleared.				
b	R/W	BYTE_PAN[1:0]			Byte Panning Control Bits 1 and 0 respectively. Bits 6 and 5 extend the capability of byte panning (shifting) by up to three characters (for description, see H PEL Panning register ATTR13).				

		MAXIMUM SCAN LINE (CRT09)					I/O: 3?5	INDEX: 09	
BITS		7	6	5	4	3	2	1	0
		d		c	b	a			
a	R/W	MAX_ROW_SCAN[4:0]			Maximum Scan Line bits. These bits define a value that is the actual number of scan line per character minus one.				
b	R/W	V_BLANK_START[9]			Start V Blanking bit 9 (CRT15) Bit 9 of 10-bit vertical count for V Blanking start (for functional description, see CRT15 register).				
c	R/W	LINE_CMP[9]			Line Compare bit 9 (CRT18) Bit 9 of 10-bit vertical count for line compare (for functional description, see CRT18 register)				
d	R/W	DOUBLE_CHAR_HEIGHT			200-/400-Line Scan 0 = Counter is incremented per scan line. 1 = Clock pulses to the row scan counter are divided by two. Effectively, this allows the line in 200-line mode to be displayed twice before the row scan counter is incremented once. NOTE: H/V display and blanking timings etc. (in CRT00-CRT06 registers) are not affected by these bits.				

		CURSOR START (CRT0A)					I/O: 3?5	INDEX: 0A	
BITS		7	6	5	4	3	2	1	0
					b	a			
a	R/W	CURSOR_START[4:0]			Cursor Starts bits 4-0, respectively. These bits define a value that is the starting scan line (on a character row) for the line cursor. The five-bit value is equal to the actual number minus one. This value is used together with Cursor End bits CRT0B [4:0] to determine the height of the cursor. The cursor height in VGA does not wrap around (as in EGA) and is actually absent when the 'end' value is less than the 'start' value. In EGA when the 'end' value is less, the cursor is a full block cursor which is the same height as the character cell.				
b	R/W	CURSOR_DISABLE			Cursor On/Off 0 = Cursor on. 1 = Cursor off.				

		CURSOR END (CRT0B)					I/O: 3?5	INDEX: 0B		
BITS		7	6	5	4	3	2	1	0	
		b			a					
a	R/W	CURSOR_END[4:0]			<p>Cursor End Bits 4-0, respectively.</p> <p>These bits define the ending scan row (on a character line) for the line cursor. In EGA, this 5-bit value is equal to the actual number of lines plus one.</p> <p>The cursor height in VGA does not wrap around (as in EGA) and is actually absent when the 'end' value is less than the 'start' value. In EGA when the 'end' value is less, the cursor is a full block cursor which is the same height as the character cell.</p>					
b	R/W	CURSOR_SKEW[1:0]			<p>Cursor Skew Bits 1 and 0, respectively.</p> <p>These bits define the number of characters the cursor is to be shifted to the right (skewed) from the character pointed at by the cursor location (registers CRT0E and CRT0F), in VGA mode. Skew values when in EGA mode are enclosed in brackets</p> <p>00 = Zero (zero) character skew                      01 = One (zero) character skew                      10 = Two (one) character skew                      11 = Three (two) character skew.</p>					

		START ADDRESS (HIGH BYTE) (CRT0C)					I/O: 3?5	INDEX: 0C	
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	DISP_START[15:8]			<p>SA bits 15:8</p> <p>These are the eight high-order bits of the 16-bit display buffer start location. The low order bits are contained in CRT0D.</p> <p>In split screen mode, CRT0C + CRT0D points to the starting location of screen A (top half). The starting address for screen B is always 0.</p>				

START ADDRESS (LOW BYTE) (CRT0D) I/O: 3?5 INDEX: 0D								
BITS	7	6	5	4	3	2	1	0
	a							
a	R/W	DISP_START[7:0]		SA bits 7:0 These are the eight low-order bits of the 16-bit display buffer start location. The high-order bits are contained in CRT0C. In split screen mode, CRT0C + CRT0D points to the starting location of screen A (top half.) The starting address for screen B is always 0.				

CURSOR LOCATION (HIGH BYTE) (CRT0E) I/O: 3?5 INDEX: 0E								
BITS	7	6	5	4	3	2	1	0
	a							
a	R/W	CURSOR_LOC[15:8]		CA bits 15:8 These are the eight high-order bits of the 16-bit cursor start address. The low-order CA bits are contained in CRT0F. This address is relative to the start of physical display memory address pointed to by CRT0C + CRT0D. In other words, if CRT0C + CRT0D is changed, the cursor still points to the same character as before.				

CURSOR LOCATION (LOW BYTE) (CRT0F) I/O: 3?5 INDEX: 0F								
BITS	7	6	5	4	3	2	1	0
	a							
a	R/W	CURSOR_LOC[7:0]		CA bits 7:0 These are the eight low-order bits of the 16-bit cursor start address. The high-order CA bits are contained in CRT0E. This address is relative to the start of physical display memory address pointed to by CRT0C + CRT0D. In other words, if CRT0C + CRT0D is changed, the cursor still points to the same character as before.				

		<b>START VERTICAL RETRACE (CRT10)</b>				<b>I/O: 3?5</b>	<b>INDEX: 10</b>		
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	V_SYNC_START[7:0]			Bits CRT10[7:0] are the eight low-order bits of the 10-bit vertical retrace start count. The two high-order bits are CRT07[2:7], located in the CRTC overflow register. These bits define the horizontal scan count that triggers the V retrace pulse.				

This register is read/write enabled if CRT03[7] is set to one. It is write-only enabled if CRT03[7] is set to zero.

		<b>END VERTICAL RETRACE (CRT11)</b>				<b>I/O: 3?5</b>	<b>INDEX: 11</b>		
BITS		7	6	5	4	3	2	1	0
		e	d	c	b	a			
a	R/W	V_SYNC_END[3:0]			V Retrace End Bits 3-0 Bits CRT11[0:3] define the horizontal scan count that triggers the end of the V Retrace pulse.				
b	R/W	V_INTR_CLR			V Retrace Interrupt Set: 0 = V Retrace interrupt cleared.				
c	R/W	V_INTR_EN			V Retrace Interrupt Disabled: 0 = Enable V Retrace interrupt				
d	R/W	SEL_5RFRSH			Reserved				
e	R/W	C0T7_WR_ONLY			Write Protect (CRT00-CRT06): 0 = Enables normal read/write of CRT00 to CRT07 1 = Write-protect registers CRT00 to CRT07 when in VGA mode as follows: All register bits except CRT07[4] are write-protected				

This register is read/write enabled if CRT03[7] is set to one. It is write-only enabled if CRT03[7] is set to zero.

VERTICAL DISPLAY ENABLE END (CRT12) I/O: 3?5 INDEX: 12										
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	V_DISP_END[7:0]			These are the eight low-order bits of the 10-bit register containing the horizontal scan count indicating where the active display on the screen should end. The high-order bits are CRT07 [1:6] in the CRT overflow register.					

OFFSET (CRT13) I/O: 3?5 INDEX: 13										
BITS		7	6	5	4	3	2	1	0	
		a								
a	R/W	DISP_PITCH[7:0]			These bits define an offset value, equal to the logical line width of the screen (from the first character of the current line to the first character of the next line). Memory organization is dependent on the video mode. Bit CRT17[6] selects byte or word mode. Bit CRT14[6], which overrides the byte/word mode setting, selects Double-Word mode when it is logical one. The first character of the next line is specified by the start address (CRT0C + CRT0D) plus the offset. The offset for byte mode is 2x CRT13; for word mode, 4x; for double word mode, 8x.					

UNDERLINE LOCATION (CRT14) I/O: 3?5 INDEX: 14									
BITS		7	6	5	4	3	2	1	0
			c	b	a				
a	R/W	UNDRLN_LOC[4:0]			H Row Scan Bits 4-0. These bits define the horizontal scan row, from the top of the character line, that should be used for underlining. The 5-bit value is equal to the actual number minus one.				
b	R/W	ADDR_CNT_BY4			Count-by-4: 0 = Character clock is used unmodified at the memory address counter for byte addressing. 1 = Character clock is divided-by-4 at the clock input to the Memory address counter. Count-by-4 clocks are used for double-word addressing. This bit overrides Addr_Cnt_By2 bit CRT17[3].				

cont'd		<b>UNDERLINE LOCATION (CRT14)</b>				<b>I/O: 3?5</b>	<b>INDEX: 14</b>		
BITS		7	6	5	4	3	2	1	0
			c	b	a				
c	R/W	DOUBLE_WORD			Double-Word Mode: 0 = Allows addressing mode to be selected by CRT17[6] 1 = Enables double-word addressing mode. This bit overrides byte/word bit CRT17[6]				

		<b>START VERTICAL BLANKING (CRT15)</b>				<b>I/O: 3?5</b>	<b>INDEX: 15</b>		
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	V_BLANK_START[7:0]			These are the eight low-order bits of the 10-bit vertical blanking start register. Bit 9 is CRT09[5]; bit 8 is CRT07[3]  The 10 bits specify the starting location of the vertical blanking pulse, in units of horizontal scan lines. The value is equal to the actual number of displayed lines minus one.				

		<b>END VERTICAL BLANKING (CRT16)</b>				<b>I/O: 3?5</b>	<b>INDEX: 16</b>		
BITS		7	6	5	4	3	2	1	0
a	R/W	V_BLANK_END[7:0]			These bits define the point at which to trigger the end of the vertical blanking pulse. The location is specified in units of horizontal scan lines.  The value to be stored in this register is the seven low-order bits of the sum of "pulse width count" plus the content of Start Vertical Blanking register (CRT15) minus one.				

		CRT MODE (CRT17)				I/O: 3?5		INDEX: 17	
BITS		7	6	5	4	3	2	1	0
		g	f	e		d	c	b	a
a	R/W	RAO_AS_A13b			Compatibility Mode: 0 = Substitutes row scan counter bit 0 as bit 13 of CRTC output during active display time. For example, this allows for compatibility with the 6845 controller or CGA APA modes. 1 = Enables row scan counter bit 13 as bit 13 of CRTC output.				
b	R/W	RA1_AS_A146			Select Row Scan Counter: 0 = Selects row scan counter bit 1 (RA1) as bit 14 at the CRTC output during active display time. This substitution allows for compatibility with Hercules graphics and other 400-line graphics modes. 1 = Elects row scan counter bit 14 (RA14) as bit 14 at the CRTC output				
c	R/W	VCOUNT_BY2			Vertical_by_2 0 = Increments the vertical timing counter every horizontal retrace. 1 = Increments the vertical timing counter every two horizontal retrace pulses. It effectively doubles the vertical resolution by two, for example, to 2048 horizontal scan lines in VGA and 1024 in EGA. NOTE: When bit 2 is logical one, other vertical register values should be adjusted as well (CRT06, CRT10, CRT12, CRT15, and CRT18).				
d	R/W	ADDR_CNT_BY2			Count_by_2: 0 = Increments the memory address counter for every character clock. 1 = Increments the memory address counter for every two character clocks.				
e	R/W	WRAP_A15toA0			Address Wrap: 0 = Indicates only 64K video memory is to be addressed. In word mode, address counter bits are left-shifted once, so bit 13 (MA13) is wrapped around to bit 0 position at the CRTC output. 1 = Enables 256K video memory addressing. In word mode, address counter bits are rotated left by one, so bit 15(MA15) is wrapped around to bit 0 position at the CRTC output.				
f	R/W	BYTE_MODE			Byte/Word Mode: 0 = Selects word mode memory addressing. The memory address is rotated left by one. 1 = Selects byte mode memory addressing.				

cont'd		CRT MODE (CRT17)				I/O: 3?5	INDEX: 17		
BITS		7	6	5	4	3	2	1	0
		g	f	e		d	c	b	a
g	R/W	CRTC_SYNC_EN			H/V Retrace Enable: 0 = Disables horizontal and vertical retrace 1 = Enables horizontal and vertical retrace				

640x200 mode is programmed for 100 horizontal scan lines with two row scan addresses per character row. Odd scan lines are offset in the display memory by 8K bytes.

		LINE COMPARE (CRT18)				I/O: 3?5	INDEX: 18		
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	LINE_CMP[7:0]			These bits are the eight low-order of the 10-bit line compare register. Bit 8 is CRT07[4], bit 9 is CRT09[6]. The value of this register is used to disable scrolling on a portion of the display screen, as when the split screen is active. When the vertical counter reaches this value, the memory address and row scan counters are cleared. The screen area above the line specified by this register is commonly called screen A. The screen below is screen B. Screen B cannot be scrolled, but it can panned together with screen A, controlled by the PEL panning compatibility bit ATTR10[5]. (For a description of this control bit, see ATTR10[5].)				

		GRAPHICS CONTROLLER INDEX DECODE (CRT1E,1F)				I/O: 3?5	INDEX:1E,1F		
BITS		7	6	5	4	3	2	1	0
		a							
a	R	GRPH_DEC[8:0]			This register is used to read back the graphics controller index decode.				

		RAM DATA LATCH READBACK (CRT22)					I/O: 3?5	INDEX: 22		
BITS		7	6	5	4	3	2	1	0	
		a								
a	R	GRPH_LATCH_DATA[7:0]			This register is used to read the data in the Graphics Controller CPU data latches. The Graphics Controller Read Map Select register bits 0 and 1 determines which byte is read back.					

## 7.3 VGA Attribute Controller Registers

### Notes:

After initialization, OUT commands toggle between writing to the ATTRX and the indexed Attribute registers.

The Attribute registers operate with the Palette registers to establish the video DAC PEL definition.

		ATTR INDEX (ATTRX)				I/O: 3C0	INDEX:-		
BITS		7	6	5	4	3	2	1	0
		b			a				
a	R/W	ATTR_IDX[4:0]			ATTR Index Bits 4-0. This index points to one of the internal registers of the attribute controller (ATTR) at addresses 3C1h/3C0h, for the next ATTR read/write operation. Since both the index and data registers are at the same I/O port, a pointer to the registers is necessary. This pointer can be initialized to point to the index register by a read instruction to the GENS1 register.				
b	R/W	ATTR_PALRW_ENB			Palette Address Source: 0 = Allows the processor to load the color palette registers. 1 = Allows memory data to access the color palette registers. After loading the color palette, this bit should be set to logical one.				

PALETTE 00-0F (ATTR00_0F)									I/O: 3C1(R) 3C0(W)	INDEX: 00 to 0F
BITS	7	6	5	4	3	2	1	0		
									a	
a	R/W	ATTR_PAL[5:0]			Color Bits 5-0 Bits 0-5 map the text attribute or graphic color input value to a display color on the screen. Color is disabled for those bits that are set to logical zero, enabled for those bits set to logical one.					

Notes:

1. The two high-order bits of a 6-bit palette register content are stored in ATTR14[3:2].
2. Color bits 4 and 5 are substituted by ATTR14[1:0] when color source select ATTR10[7] is logical one.
3. In all modes except 256-color mode, pre-mapped 4-bit pixel values are used as addresses into the 16 ATTR palette registers. These internal registers allow 16 colors to be displayed simultaneously. The actual color output is the content of these registers.
4. In 256-color mode, where 256 colors can be displayed simultaneously, these registers are used only to index into the external registers, also called the DAC color table, where the color output values are stored.
5. Modification of these 16 internal palette registers enables the user to access 64 different addresses in the DAC color table.

MODE CONTROL (ATTR10)									I/O: 3C1(R) 3C0(W)	INDEX: 10
BITS	7	6	5	4	3	2	1	0		
									g f e d c b a	
a	R/W	ATTR_GRP_MODE			Graphics/*Alphanumeric Mode: 0 = Selects A/N: Alphanumeric mode 1 = Selects APA: graphics mode					
b	R/W	ATTR_MONO_EN			Monochrome/*Color Attributes Select 0 = Selects color display 1 = Selects monochrome display					
c	R/W	ATTR_LGRPH_EN			Line Graphics Enable 0 = Sets the ninth dot to the background color: mandatory for character fonts that do not use the line graphics character codes (C0h-DFh) 1 = Enables the special line graphics character codes for monochrome emulation, and sets the ninth dot of a line graphics character to be the same as the eighth dot.					

cont'd		<b>MODE CONTROL (ATTR10)</b>				I/O: 3C1(R) 3C0(W)		INDEX: 10	
BITS		7	6	5	4	3	2	1	0
		g	f	e		d	c	b	a
d	R/W	ATTR_BLINK_EN			Blink Enable/*Background intensity: 0 = Allows bit 7 of the character attribute to control background intensity. 1 = Allows bit 7 of the character attribute to control blinking				
e	R/W	ATTR_PANTOPONLY			PEL Panning Compatibility: 0 = Allows both halves of a split screen to pan together by preventing a line compare split screen function from affecting the output of PEL panning register ATTR13 and byte panning bits CRT08[6:5] 1 = For panning only the top half of a split screen by forcing ATTR13 output to zero until the start of the next V sync pulse when line compare condition is "true".				
f	R/W	ATTR_PCLKBY2			PEL Clock Select: 0 = Shift registers are clocked every dot clock. 1 = For 256 color mode 13h: eight bits of video data are packed to form a pixel.				
g	R/W	ATTR_CSEL_EN			Alternate Color Source: 0 = Selects palette register bits 4 and 5 (in ATTR00-0F) as source for color output bits P4 and P5. 1 = Selects ATTR14[1:0] as source for color output bits P4 and P5, respectively.				

		<b>OVERSCAN COLOR (ATTR11)</b>				I/O: 3C1(R) 3C0h(W)		INDEX: 11	
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	ATTR_OVSC[7:0]			Overscan color				

## Notes:

1. These bits define the color of the border (overscan) area in 80-column modes. Overscan borders are not supported in 40-column modes.
2. Refer to the description and notes for registers ATTR00-0F for information regarding how the color bits are substituted: bits 6 and 7, ATTR14[3:2], and bits 4 and 5, ATTR14[1:0].

COLOR MAP ENABLE (ATTR12) <span style="float: right;">I/O: 3C1(R) 3C0(W) INDEX: 12</span>									
BITS		7	6	5	4	3	2	1	0
		b				a			
a	R/W	ATTR_MAP_EN[3:0]			Enable color map bits 3-0: 0 = Disables data from maps 3-0 to be used for video output. 1 = Enables data from a specific map, maps 3-0, to be used for video output.				
b	R/W	ATTR_VSMUX[1:0]			Video Status Mux bits 0-1 These are control bits for the multiplexer on color bits P0-P7. The bit selection is also indicated at GENS1[5,4] as follows: 00 = P2, P0 01 = P5, P4 10 = P3, P1 11 = P7, P6				

HORIZONTAL PEL PANNING (ATTR13) <span style="float: right;">I/O: 3C1(R) 3C0(W) INDEX: 13</span>									
BITS		7	6	5	4	3	2	1	0
						a			
a	R/W	ATTR_PPAN[3:0]			Shift Count bits 3-0 The shift count value (0-8) indicates how many pixel positions to shift left. (See table 9-3 below.)				

**Table 7-3**

COUNT VALUE	MODES 0+, 1+, 2+, 3+, 7, 7+	MODE 13	ALL OTHER MODES
0	1	0	0
1	2	-	1
2	3	1	2
3	4	-	3
4	5	2	4
5	6	-	5
6	7	3	6
7	8	-	7
8	0	-	-

**Note:**

A/N modes 0+, 1+, 2+, 3+, and 7+ are enhanced modes with 9x16 box size resolution. A/N mode 7 has a 9x14 box size. APA mode 13 has a 320x200 screen resolution.

		<b>COLOR SELECT (ATTR14)</b>				<b>I/O: 3C1(R) 3C0(W)</b>		<b>INDEX: 14</b>	
BITS		7	6	5	4	3	2	1	0
						b		a	
a	R/W	ATTR_CSEL[1:0]			Color bits P5 and P6, respectively. These bits are the color output bits (instead of bits 5 and 4 of the internal palette registers ATTR00-0F) when alternate color source, bit ATTR10[7], is logical one				
b	R/W	ATTR_CSEL[3:2]			Color bits P7 and P6, respectively. These two bits are the two high-order bits of the 8-bit color used for rapid color set switching (addressing different parts of the DAC color lookup table). The lower-order bits are in registers ATTR00-F.				

## 7.4 General VGA Status and Configuration Registers

		VGA SLEEP (GENVS)				I/O:102		INDEX:-	
BITS		7	6	5	4	3	2	1	0
									a
a	W	VGA_ENABLE2			VGA Sleep: 0 = Disables VGA video subsystem (controller) The VGA video sybssystem only responds to memory read operations to the BIOS ROM. All other I/O or memory read/write operations are suspended 1 = Enables VGA video Subsystem				

Notes:

- Writes to this register are controlled by GENENA[4].
- Example of enabling the VGA:  

```

MOV DX, 46E8
MOV AL, 10
OUT DX, AL
MOV DX, 102
MOV AL, 1
OUT DX, AL
MOV DX, 46E8
MOV AL, 8
OUT DX, AL
                    
```

		FEATURE CONTROL (GENFC)				I/O: 3CA(R) 3?A(W)		INDEX:-	
BITS		7	6	5	4	3	2	1	0
							a		
a	R/W	VSYNC_SEL			Vertical Sync Select: 0 = Normal vertical sync 1 = Sync is 'vertical sync' ORed' vertical display enable'				

		INPUT STATUS 1 (GENS1)				I/O: 3?A	INDEX:--		
BITS		7	6	5	4	3	2	1	0
				c		b			a
a	R	NO_DISPLAY			Display Enable: 0 = Enables display of video data 1 = Disables display of video data				
b	R	VGA_VSTATUS			Vertical Retrace Status				
c	R	PIXEL_READ_BACK[1:0]			Diagnostic Bits 0,1 respectively: These two bits are connected to two of the eight color outputs (P7:P0) of the attribute controller. Connections are controlled by ATTR12(5,4) as follows: 00 = P2, P0 01 = P5, P4 10 = P3, P1 11 = P7, P6				

Note:

Bits 0 and 3 can be used to synchronize the video buffer updates with the screen refresh cycles to minimize interference with the displayed image.

		MISCELLANEOUS OUTPUT (GENMO)				I/O: 3CC(R) 3C2(W)	INDEX:--		
BITS		7	6	5	4	3	2	1	0
		e		d		c		b	a
a	R/W	GENMO_MONO_ADDRESS			0 = Addressing for monochrome emulation (0) 1 = Addressing for color/graphic emulation				
b	R/W	VGA_RAM_ENABLE			0 = Disables CPU access to video RAM (0) (default value) 1 = Enables CPU access to video RAM				
c	R/W	VGA_CKSEL[1:0]			00 = 25.1744 MHz (640PELs) 01 = 28.3212 MHz (720PELs)				
d	R/W	ODD_EVEN_PGSEL			This bit is used in Even/Odd display modes (A/N modes: 0,1,2,3, and 7). This bit is ignored when bit GRA06[1] or SEQ4[3] is enabled. 0 = Selects odd (high) video memory locations 1 = Selects even (low) video memory locations				

cont'd		<b>MISCELLANEOUS OUTPUT (GENMO)</b>						<b>I/O: 3CC(R) 3C2(W)</b>		<b>INDEX:--</b>
BITS		7	6	5	4	3	2	1	0	
		e		d		c		b	a	
e	R/W	VGA_VSYNC_POL VGA_HSYNC_POL			Dual purpose bits used to select screen size and retrace sync polarity (x=Bit not used for selection) Screen Size: 00 = Reserved 01 = Screen size is 400 lines 10 = Screen size is 350 lines 11 = Screen size is 480 lines Sync Polarity: x0 = H Retrace pulse is active high x1 = H Retrace pulse is active low 0x = V Retrace pulse is active high 1x = V Retrace pulse is active low					

Note:

In VGA mode, this register controls I/O port and video buffer addressing, and selects the dot clock frequency.

		<b>INPUT STATUS 0 (GENS0)</b>				<b>I/O: 3C2</b>		<b>INDEX:--</b>	
BITS		7	6	5	4	3	2	1	0
		b		a					
a	R	SENSE_SWITCH			Switch Sense: 0 = Output state of the DAC lookup table. Comparators are inactive 1 = Output state of the DAC lookup table. Comparators are active				
b	R	CRT_INTR			CRT Interrupt: 0 = Vertical retrace interrupt is cleared 1 = Vertical retrace interrupt is pending				

		<b>VIDEO SUBSYSTEM ENABLE (BOARD) (GENENB)</b>						<b>I/O: 3C3</b>		<b>INDEX:--</b>
BITS		7	6	5	4	3	2	1	0	
										a
a	R	VGA_ENABLE1			VGA Enable: Read back status of GENVS[0](0102)					

		VIDEO SUBSYSTEM ENABLE (ADD ON) (GENENA)				I/O: 46E8	INDEX:-		
BITS		7	6	5	4	3	2	1	0
					b	a			
a	W	VGA_ENABLE0			VGA Enable: 0 = Puts VGA video subsystem into sleep mode, during which the VGA video subsystem only responds to memory read operations to the BIOS ROM, and I/O writes to register 102h. All other I/O or video memory read/write operations are suspended. 1 = Enables I/O and memory address decoding of VGA video subsystem, if GENVS[0] is also a logical one.				
b	W	GENVS ENABLE			GENVS[0] Enable: 0 = Disables I/O write to GENVS(0102) 1 = Enables I/O write to GENVS(0102)				

Note:

The decode of this register is optionally controlled by the PCI configuration space. Refer to *Chapter 8, PCI Configuration Registers*.

## 7.5 VGA Sequencer Registers

		SEQUENCER INDEX (SEQX)					I/O: 3C4	INDEX:--		
BITS		7	6	5	4	3	2	1	0	
							a			
a	R/W	SEQ_IDX[2:0]			This index points to one of the sequencer registers (SEQ) at I/O port address 3C5h, for the next SEQ read/write operation. These registers are described on the following pages.					

		RESET (SEQ00)					I/O: 3C5	INDEX: 00	
BITS		7	6	5	4	3	2	1	0
								b	a
a	R/W	SEQ_RST0b			Synchronous Reset Bit 0: 0 = Follows SEQ00[1] 1 = Allows the sequencer to run unless SEQ00[1] is zero				
b	R/W	SEQ_RST1b			Synchronous Reset Bit 1: 0 = Disable character clock, and display requests to the video memory and H/V sync signals. 1 = Allows the sequencer to run unless SEQ00[0] is zero				

## Notes:

- Bits 0 and 1 must both be zero (sequencer halted) before any clock select bits are changed; for example, clock selects GENMO[3:2] or SEQ01[0:3].
- The SEQ00[0:1] bits must both be set to one for normal operation.

		CLOCK MODE (SEQ01)					I/O: 3C5	INDEX: 01	
BITS		7	6	5	4	3	2	1	0
				e	b	d	c		a
a	R/W	SEQ_DOT8			8/9 Dot Clocks: 0 = Selects 9-dot character clocks 1 = Selects 8-dot character clocks Modes 0, 1, 2, 3, 7 use 9-dot characters. To change bit 0, GENVS[0] must be logical zero.				

cont'd		CLOCK MODE (SEQ01)				I/O: 3C5	INDEX: 01		
BITS		7	6	5	4	3	2	1	0
					e	b	d	c	a
b, c	R/W	SEQ_SHIFT4 SEQ_SHIFT2			Shift 4, Shift Load bits 00 = Loads video serializers every character clock 01 = Loads video serializers every other character clock 10 = Loads video serializers every fourth character clock 11 = Loads video serializers every fourth character clock				
d	R/W	SEQ_PCLKBY2			Dot Clock: 0 = Indicates dot clock is Master clock 1 = Indicates dot clock is Master clock divided by 2 Typically, 320 and 360 horizontal modes use divide-by-2 to provide 40 column displays. To change this bit SEQ00[0:0] must first be set to zero				
e	R/W	SEQ_MAXBW			0 = Allows CPU:CRT interleaved access to video memory 1 = Blanks the screen and disables video-generation logic access to video memory. Allows CPU uninterrupted access to video memory.				

Note:

To change this register, SEQ00[1 or 0] must first be logical zero.

		MAP MASK (SEQ02)				I/O: 3C5	INDEX: 02		
BITS		7	6	5	4	3	2	1	0
						d	c	b	a
a	R/W	SEQ_MAP0_EN			Enable Map 0: 0 = Disables write access to memory map 0 1 = Enables write access to memory map 0				
b	R/W	SEQ_MAP1_EN			Enable Map 1: 0 = Disables write access to memory map 1 1 = Enables write access to memory map 1				
c	R/W	SEQ_MAP2_EN			Enable Map 2: 0 = Disables write access to memory map 2 1 = Enables write access to memory map 2				
d	R/W	SEQ_MAP3_EN			Enable Map 3: 0 = Disables write access to memory map 3 1 = Enables write access to memory map 3				

cont'd	MAP MASK (SEQ02)				I/O: 3C5		INDEX: 02	
BITS	7	6	5	4	3	2	1	0
					d	c	b	a

Notes:

1. In 4 bit per PEL graphics modes, when the value of this register is set to '1111' (0Fh), the processor can complete a 32-bit write operation in one memory cycle.
2. In text modes, the CPU only needs to access maps 0 and 1; therefore, this register should have a value of 03h.
3. When in odd/even modes, the map mask value for maps 0 and 1 should be same as the map mask value for maps 2 and 3.
4. Memory map updating such as bit map layering can be selectively enabled or disabled using bits in this register. For pixel-oriented operations, the graphics controller provides better control.

		CHARACTER MAP SELECT (SEQ03)				I/O: 3C5		INDEX: 03	
BITS		7	6	5	4	3	2	1	0
				f	e	d	c	b	a
a, b, e	R/W	SEQ_FONTB[2:0]			Character Map Select B Bits 2:0				
c, d, f	R/W	SEQ_FONTA[2:0]			Character Map Select A Bits 2:0				

Notes:

1. The above register may seem unusual in the way that bits 1,0,4 and 3,2,5 are grouped. This is correct and the above notation is valid.
2. Extended memory SEQ04[1] must be logical in order to enable this select function; otherwise, the first 8K of map 2 is always selected.
3. Any changes made to this register take effect at the start of the next character line on the display.
4.

*Bit Pattern	Map Selected	Offset into Map
0 0 0	0	0K
0 0 1	1	16K
0 1 0	2	32K
0 1 1	3	48K
1 0 0	4	8K
1 0 1	5	24K
1 1 0	6	40K
1 1 1	7	56K

		MEMORY MODE (SEQ04)		I/O: 3C5	INDEX: 04										
BITS		3	2	1	0										
		c	b	a											
a	R/W	SEQ_256K		Extended Memory: Indicates 256K of video memory is present. Also enables character map selection in SEQ03.											
b	R/W	SEQ_ODDEVEN		Odd/Even: 0 = Uses the LSB CPU address bit A0 to select which memory map to access. Even CPU addresses access maps 0 and 2; odd addresses access maps 1 and 3. 1 = Enables sequential access to video data maps for odd/even modes. Map Mask register bits SEQ02[0:3] identify which maps are to be accessed for each CPU address.											
c	R/W	SEQ_CHAIN		Chain: 0 = Enables sequential data access within a bit map. Map Mask register bits SEQ02[0:3] identify which maps are to be accessed at any one time. 1 = In 256 color modes, map select is by CPU address bits A0 and A1: <table style="margin-left: 40px;"> <thead> <tr> <th>A1, A0</th> <th>Map Selected</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>0</td> </tr> <tr> <td>0 1</td> <td>1</td> </tr> <tr> <td>1 0</td> <td>2</td> </tr> <tr> <td>1 1</td> <td>3</td> </tr> </tbody> </table> When Chain is logical one, it takes priority over odd/even mode bits SEQ04[2] and GRA05[4]. Unlike odd/even mode, SEQ04[2] is the only bit used to enable chain mode (double odd/even) Chain does not affect CRTC access to video memory. Odd/even bit SEQ04[2] should be the opposite of GRA05[4]		A1, A0	Map Selected	0 0	0	0 1	1	1 0	2	1 1	3
A1, A0	Map Selected														
0 0	0														
0 1	1														
1 0	2														
1 1	3														

## 7.6 VGA DAC Registers

		DAC MASK (DAC_MASK)				I/O: 03C6		INDEX:--	
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	DAC_MASK			Participating bit positions in the mask for DAC lookup are set to one.				

		DAC READ CURRENT COLOR INDEX (DAC_R_INDEX)				I/O: 03C7		INDEX:--	
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	DAC_R_INDEX			The current read index for a DAC operation - increments after every third read of DAC_Data (03C9). Also see DAC_W_Index (03C8h)				

**Note:**

Only bit 0 of this register is readable. Writing the DAC at 03C8h results in a read-back value of 0. Writing the DAC at 03C7h results in a read-back value of 1.

		DAC WRITE CURRENT COLOR INDEX (DAC_W_INDEX)				I/O: 03C8		INDEX:--	
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	DAC_W_INDEX			The current write index for a DAC operation. Also see DAC_R_INDEX (03C7h)				

		DAC DATA (DAC_DATA)				I/O: 03C9		INDEX:--	
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	DAC_DATA				DAC Data			

## 7.7 VGA Graphics Controller Registers

		GRAPHICS CONTROLLER INDEX (GRAX)				I/O: 3CE		INDEX:--	
BITS		7	6	5	4	3	2	1	0
						a			
a	R/W	GRPH_IDX[3:0]				This index is used to address one of the internal registers of the graphics controller (GRAC) at I/O port 3CFh. These are described on the following pages.			

		SET/RESET (GRA00)				I/O: 3CF		INDEX: 00	
BITS		7	6	5	4	3	2	1	0
						d	c	b	a
a	R/W	GRPH_SET_RESET[0]				Set/Reset Map 0: 0 = All eight bits of buffer map 0 are to be written with zeros during CPU write if write mode is 0 (See write mode bits GRA05 [1:0], and if the enable set/reset bit GRA01[0] is a logical one. 1 = All eight bits of buffer map 1 are to be written with one during CPU write if write mode is 0 or 3 (See write mode bits GRA05[1:0]), and if the enable set/reset bit GRA01[0] is a logical one.			

cont'd		SET/RESET (GRA00)				I/O: 3CF		INDEX: 00	
BITS		7	6	5	4	3	2	1	0
						d	c	b	a
b	R/W	GRPH_SET_RESET[1]			Set/Reset Map 1: 0 = All eight bits of buffer map 1 are to be written with zeros during CPU write if write mode is 0 (see write mode bits GRA05[1:0]), and if the enable set/reset bit GRA01[1] is a logical one. 1 = All eight bits of buffer map 1 are to be written with ones during CPU write if write mode is 0 or 3 (see write mode bits GRA05[1:0]), and if the enable set/reset bit GRA01[1] is a logical one.				
c	R/W	GRPH_SET_RESET[2]			Set/Reset Map 2: 0 = All eight bits of buffer map 2 are to be written with zeros during CPU write if write mode is 0 (see write mode bits GRA05[1:0]), and if the enable set/reset bit GRA01[2] is a logical one. 1 = All eight bits of buffer map 2 are to be written with ones during CPU write if write mode is 0 or 3 (See write mode bits GRA05[1:0]), and if the enable set/reset bit GRA01[2] is a logical one.				
d	R/W	GRPH-SET-RESET[3]			Set/Reset Map 3: 0 = All eight bits of buffer map 3 are to be written with zeros during CPU write if write mode is 0 (See write mode bits GRA05[1,0], and if the enable set/reset bit GRA01[3] is a logical one. 1 = All eight bits of buffer map 3 are to be written with ones during CPU write if write mode is 0 or 3 (See write mode bits GRA05[1:0]), and if the enable set/reset bit GRA01[3] is a logical one.				

		ENABLE SET/RESET (GRA01)				I/O: 3CF		INDEX: 01	
BITS		7	6	5	4	3	2	1	0
						d	c	b	a
a	R/W	GRPH_SET_RESET_ENA[0]			Enable Set/Reset Map 0: 0 = If write mode is 0 (GRA05[1:0]=0), CPU data is written to memory map 0. 1 = If write mode is 0 (GRA05[1:0]=0), GRA00[0] is written to all eight bits of memory map 0.				
b	R/W	GRPH_SET_RESET_ENA[1]			Enable Set/Reset Map 1: 0 = If write mode is 0 (GRA05[1:0]=0), CPU data is written to memory map 1. 1 = If write mode is 0 (GRA05[1:0]=0), GRA00[1] is written to all eight bits of memory map 1.				

cont'd		ENABLE SET/RESET (GRA01)				I/O: 3CF		INDEX: 01	
BITS		7	6	5	4	3	2	1	0
						d	c	b	a
c	R/W	GRPH_SET_RESET_ENA[2]			Enable Set/Reset Map 2: 0 = If write mode is 0 (GRA05[1:0]=0), CPU data is written to memory map 2. 1 = If write mode is 0 (GRA05[1:0]=0), GRA00[2] is written to all eight bits of memory map 2.				
d	R/W	GRPH_SET_RESET_ENA[3]			Enable Set/Reset Map 3: 0 = If write mode is 0 (GRA05[1:0]=0), CPU data is written to memory map 3. 1 = If write mode is 0 (GRA05[1:0]=0), GRA003[3] is written to all eight bits of memory map 3.				

Note:

This register has no effect on data source select when the video memory map write mode is 1, 2, or 3.

		COLOR COMPARE (GRA02)				I/O: 3CF		INDEX: 02		
BITS		7	6	5	4	3	2	1	0	
						a				
a	R/W	GRPH_CCOMP[3:0]			Color Compare Map bits 3-0: In Read mode (GRA05[3] being logical one), the four bits from this register are compared with the 4-bit PEL value (made up of one bit from each map), from bit positions 0 to 7. As long as the Color Don't care bits (GRA07[0:3]) for the respective maps are logical ones, the compare takes place only on those bits of the PEL value, and the CPU reads a one for a match in that bit position. If the Color Don't Care bit for one map is logical zero, the latched data from the map is excluded from the compare, and only the remaining three bits are compared to generate the bus data.					

		DATA ROTATE (GRA03)					I/O: 3CF	INDEX: 03		
BITS		7	6	5	4	3	2	1	0	
							b	a		
a	R/W	GRPH_ROTATE[2:0]			Rotate Count Bits 2-0. Specifies the number of bit positions the CPU data is to be rotated to the right, before doing the function selected by bits 3 and 4 above and subsequent bit mask select and write operations.  Rotation is carried out only in write modes 0 and 3. In these two modes, the CPU data is rotated first, then operated on by the function bits GRA03[4:3], then updated by the bit mask register GRA05.					
b	R/W	GRPH_FN_SEL[1:0]			Function Select Bits 1 and 2 00 = CPU data replaces latched data 01 = CPU data ANDed with latched data 10 = CPU data ORed with latched data 11 = CPU data XORed with latched data These functions are performed on the CPU data before the selected bits are updated by the bit mask register, and then written to the display buffers.					

		READ MAP SELECT (GRA04)					I/O: 3CF	INDEX: 04		
BITS		7	6	5	4	3	2	1	0	
									a	
a	R/W	GRPH_RMAP			Bits 1 and 2, respectively. Read mode 0 only: GRA controller returns the contents of one of the four latched buffer bytes to the CPU each time a CPU read loads the latches. These two bits (0 and 1) define a value that represents the bit map where the CPU is to read data - useful in transferring bit map data between the maps and system RAM.					

Notes:

1. In Odd/Even modes, the value may be binary 00 or 01 for chained bit maps 0 and 1.
2. In mode 13h, where all maps are chained to form one map and in read mode 1, this register is ignored.

		GRAPHIC MODE (GRA05)				I/O: 3CF		INDEX: 05	
BITS		7	6	5	4	3	2	1	0
		d			c	b	a		
a	R/W	GRPH_WRITE_MODE[1:0]		<p>Write mode:</p> <p>00 = The CPU data byte can be written to video buffers map data latches in two dimensions:</p> <ol style="list-style-type: none"> <li>1. Byte-oriented: to update any or all maps.</li> <li>2. Pixel-oriented: to update any or all eight pixels using predefined pixel value.</li> </ol> <p>Updates are controlled using values in the internal registers of this graphics controller, namely GRA00-GRA08. If enable set/reset bits are all zeros, CPU data updates the latches according to the function bits GRA03[4:3], and each map is updated as masked by GRA08[7:0].</p> <p>01 = Each map is written with the contents of its respective latches. These latches are loaded by a previous CPU memory read operation.</p> <p>10 = Pixel-oriented: The four low-order bits of the CPU data are combined with the pixel values from the maps according to the functions specified by GRA03[4:3], and each map is updated as masked by GRA08[7:0].</p> <p>11 = Pixel-oriented, write mode 3 involves the following data manipulations:</p> <ol style="list-style-type: none"> <li>1) CPU data is rotated by GRA03[2:0], then logical ANDed with the Bit Mask register bits GRA08[7:0]. The result is an 8-bit mask for use in write mode 3, to determine which pixels (from step 2 below) are to be updated by the set/reset value, and which pixels are updated directly from the latches.</li> <li>2) The set/reset pixel values are produced as follows: The set/reset bits GRA00[0:3] are compared with each pixel value from the latches according to function bits GRA03[4:3].</li> </ol>					
b	R/W	GRPH_READ1		<p>Read Mode:</p> <p>0 = Byte-oriented: The CPU reads the memory map specified by the Read Map Select Register GRA04 unless SEQ04[3] is logical one (Chain). In the case where SEQ04[3] is logical one, CPU address bits A0 and A1 are used to read the specified memory map.</p> <p>1 = Pixel-oriented, 4-bit value: The value is made up of one bit from each map. The CPU reads the result of the comparison of this pixel value ANDed with the 4-bit color compare register value. If a bit in the Color Don't Care register (GRA07) is zero, that bit position is excluded from the compare. A match causes that position in the byte to be read out by the CPU as a one. This process is repeated for all eight pixels.</p>					
c	R/W	CGA_ODDEVEN		<p>Odd/Even Addressing Enable</p> <p>Used to enable CGA emulation, this bit enables the odd/even addressing mode when it is logical one. Normally this bit and memory mode bit SEQ04[2] are set to agree with each other in enabling odd/even mode emulation.</p>					

cont'd		GRAPHIC MODE (GRA05)				I/O: 3CF	INDEX: 05																																										
BITS		7	6	5	4	3	2	1	0																																								
		d			c	b	a																																										
d	R/W	GRPH_PACK GRPH_OES		<p>Bit 6 = 256-color Mode                      Bit 5 = Shift Register Mode                      These bits control how data from memory is loaded into the shift registers. M0D0:M0D7, M1D0:M1D7, M2D0:M2D7, and M3D0:M3D7 are representations of this data.                      The LSB bits are shifted out first:                      00 =</p> <table style="margin-left: 40px;"> <tr> <td style="text-align: right;"><i>MSB</i></td> <td style="text-align: center;">M0D0 M0D1 M0D2 M0D3 M0D4 M0D5 M0D6 M0D7</td> <td style="text-align: right;"><i>LSB</i></td> <td style="text-align: right;"><i>O/P</i></td> </tr> <tr> <td></td> <td></td> <td></td> <td>→ C0</td> </tr> <tr> <td></td> <td>M1D0 M1D1 M1D2 M1D3 M1D4 M1D5 M1D6 M1D7</td> <td></td> <td>→ C1</td> </tr> <tr> <td></td> <td>M2D0 M2D1 M2D2 M2D3 M2D4 M2D5 M2D6 M2D7</td> <td></td> <td>→ C3</td> </tr> <tr> <td></td> <td>M3D0 M3D1 M3D2 M3D3 M3D4 M3D5 M3D6 M3D7</td> <td></td> <td>→ C4</td> </tr> </table> <p>01 =</p> <table style="margin-left: 40px;"> <tr> <td style="text-align: right;"><i>MSB</i></td> <td style="text-align: center;">M1D0 M1D2 M1D4 M1D6 M0D0 M0D2 M0D4 M0D6</td> <td style="text-align: right;"><i>LSB</i></td> <td style="text-align: right;"><i>O/P</i></td> </tr> <tr> <td></td> <td></td> <td></td> <td>→ C0</td> </tr> <tr> <td></td> <td>M1D1 M1D3 M1D5 M1D7 M0D1 M0D3 M0D5 M0D7</td> <td></td> <td>→ C1</td> </tr> <tr> <td></td> <td>M3D0 M3D2 M3D4 M3D6 M2D0 M2D2 M2D4 M2D6</td> <td></td> <td>→ C2</td> </tr> <tr> <td></td> <td>M3D1 M3D3 M3D5 M3D7 M2D1 M2D3 M2D5 M0D7</td> <td></td> <td>→ C3</td> </tr> </table> <p>10 = When GRA05[6] = 1, bit 5 is ignored - maps 0:3 data is consequently read as packed pixels.                      11 = When GRA05[6] = 1, bit 5 is ignored - maps 0:3 data is consequently read as packed pixels.</p>						<i>MSB</i>	M0D0 M0D1 M0D2 M0D3 M0D4 M0D5 M0D6 M0D7	<i>LSB</i>	<i>O/P</i>				→ C0		M1D0 M1D1 M1D2 M1D3 M1D4 M1D5 M1D6 M1D7		→ C1		M2D0 M2D1 M2D2 M2D3 M2D4 M2D5 M2D6 M2D7		→ C3		M3D0 M3D1 M3D2 M3D3 M3D4 M3D5 M3D6 M3D7		→ C4	<i>MSB</i>	M1D0 M1D2 M1D4 M1D6 M0D0 M0D2 M0D4 M0D6	<i>LSB</i>	<i>O/P</i>				→ C0		M1D1 M1D3 M1D5 M1D7 M0D1 M0D3 M0D5 M0D7		→ C1		M3D0 M3D2 M3D4 M3D6 M2D0 M2D2 M2D4 M2D6		→ C2		M3D1 M3D3 M3D5 M3D7 M2D1 M2D3 M2D5 M0D7		→ C3
<i>MSB</i>	M0D0 M0D1 M0D2 M0D3 M0D4 M0D5 M0D6 M0D7	<i>LSB</i>	<i>O/P</i>																																														
			→ C0																																														
	M1D0 M1D1 M1D2 M1D3 M1D4 M1D5 M1D6 M1D7		→ C1																																														
	M2D0 M2D1 M2D2 M2D3 M2D4 M2D5 M2D6 M2D7		→ C3																																														
	M3D0 M3D1 M3D2 M3D3 M3D4 M3D5 M3D6 M3D7		→ C4																																														
<i>MSB</i>	M1D0 M1D2 M1D4 M1D6 M0D0 M0D2 M0D4 M0D6	<i>LSB</i>	<i>O/P</i>																																														
			→ C0																																														
	M1D1 M1D3 M1D5 M1D7 M0D1 M0D3 M0D5 M0D7		→ C1																																														
	M3D0 M3D2 M3D4 M3D6 M2D0 M2D2 M2D4 M2D6		→ C2																																														
	M3D1 M3D3 M3D5 M3D7 M2D1 M2D3 M2D5 M0D7		→ C3																																														

		GRAPHICS MISCELLANEOUS (GRA06)				I/O: 3CF	INDEX: 06		
BITS		7	6	5	4	3	2	1	0
						c		b	a
a	R/W	GRPH_GRAPHICS		<p>Graphics/Alphanumeric Mode:                      0 = Selects A/N (alphanumeric mode): display data bypasses the graphics controller and latches into the attribute controller.                      1 = Selects APA (graphics) mode: color data is serialized in the shift registers before it is passed to the attribute controller.</p>					
b	R/W	GRPH_ODDEVEN		<p>Chain Odd Maps to Even:                      1 = CPU address bit AO is replaced by a higher order address bit. Even maps (0 and 2) are select when A0 = zero; odd maps are selected when A0 = one.</p>					

cont'd		GRAPHICS MISCELLANEOUS (GRA06)				I/O: 3CF	INDEX: 06		
BITS		7	6	5	4	3	2	1	0
						c		b	a
c	R/W	GRPH_ADRSEL[1:0]			Memory Map Read Bits 1 and 0, respectively: 00 = Maps the display buffer into processor address A0000h for 128K bytes. 01 = Maps the display buffer into processor address A0000h for 64K bytes. 10 = Maps the display buffer into processor address B0000h for 32K bytes. 11 = Maps the display buffer into processor address B8000h for 32K bytes.				

		COLOR DON'T CARE (GRA07)				I/O: 3CF	INDEX: 07		
BITS		7	6	5	4	3	2	1	0
						d	c	b	a
a	R/W	GRPH_XCARE[0]			Ignore Map 0.				
b	R/W	GRPH_XCARE[1]			Ignore Map 1.				
c	R/W	GRPH_XCARE[2]			Ignore Map 2.				
d	R/W	GRPH_XCARE[3]			Ignore Map 3.				

## Notes:

1. A byte is latched from each memory map in a CPU read, mode 1. The color value of a pixel (PEL) is made up of a bit from each map. The 4-bit PEL value is ANDed with the four bits from this register.
2. Any bit (map x) indicated by a logical zero in this register causes the corresponding bit in the PEL value to exclude itself from the comparison with the color compare bits. The remaining bits are ANDed with the 4-bit color compare register, where a match produces a logical one for that bit position in the CPU data byte as read data.
3. For example, if register value is "1111", the entire 4-bit PEL value is compared with the color compare bits. If any bit position matches, a logical one in the corresponding bit position is generated as the CPU reads the data.

		<b>BIT MASK (GRA08)</b>				<b>I/O: 3CF</b>		<b>INDEX: 08</b>	
BITS		7	6	5	4	3	2	1	0
		a							
a	R/W	GRPH_BMSK [7:0]			0 = Data is from latches: Logical zero in a bit position preserves the memory content of the four maps in the same bit position. 1 = Data is from CPU byte: Logical one in a bit position allows updating of the four map bits that are in the same bit position. This register is used directly in write modes 0-2 only. Bit masking in write mode 3 involves the CPU data, which is described in register GRA05.				

# Index

## A

Accelerator CRTC and DAC registers, 2-2  
  Accelerator CRTC, 4-31  
  Clock control, 4-47  
  DAC control, 4-60  
  Hardware cursor, 4-42  
  Listings, 4-31  
  Memory Buffer Control, 4-8, 4-9, 4-10, 4-11  
  Overscan, 4-40  
Accelerator CRTC registers, 4-31  
Aperture modes, 2-9  
Attr Index register (ATTRX), 7-17  
ATTRxx, VGA attribute controller registers, 7-17–7-21  
Auxiliary aperture memory map  
  Illustration, 2-11

## B

Bit Mask register (GRA08), 7-38  
Block 0/1, 2-14  
BM\_ADDR, 6-10  
BM\_COMMAND, 6-8  
BM\_DATA, 6-10  
BM\_FRAME\_BUF\_OFFSET, 6-8  
BM\_GUI\_TABLE, 6-11  
BM\_HOSTDATA, 6-10  
BM\_STATUS, 6-9  
BM\_SYSTEM\_MEM\_ADDR, 6-8  
BM\_SYSTEM\_TABLE, 6-9  
Bus control registers, 4-4  
Bus Mastering registers, 2-3

Listings, 6-8

BUS\_CNTL, 4-4

## C

Character Map Select register (SEQ03), 7-28  
Clock control registers, 4-47  
Clock Mode register (SEQ01), 7-26  
CLOCK\_CNTL, 4-47  
CLR\_CMP\_CLR, 5-54  
CLR\_CMP\_CNTL, 5-55  
CLR\_CMP\_MSK, 5-54  
Color Compare register (GRA02), 7-33  
Color compare registers, 5-53  
Color Don't Care register (GRA07), 7-37  
Color Map Enable register (ATTR12), 7-20  
Color Select register (ATTR14), 7-21  
Command FIFO registers, 5-56  
CONFIG\_CHIP\_ID, 4-25  
CONFIG\_CNTL, 4-24  
CONFIG\_STAT0, 4-27  
CONFIG\_STAT1, 4-28  
CONFIG\_STAT2, 4-28  
Configuration registers, 4-24  
CONTEXT\_LOAD\_CNTL, 5-59  
CONTEXT\_MASK, 5-58  
CRC\_SIG, 4-22  
Cross reference  
  VGA-compatible registers, 7-1  
CRT Mode register (CRT17), 7-15  
CRT\_HORZ\_VERT\_LOAD, 4-24  
CRT\_TRAP, 4-39  
CRTC

Accelerator registers, 4-31  
 CRTC Index register (CRTX), 7-5  
 CRTC Overflow register (CRT07), 7-7  
 CRTC\_GEN\_CNTL, 4-37  
 CRTC\_H\_SYNC\_STRT\_WID, 4-32  
 CRTC\_H\_TOTAL\_DISP, 4-31  
 CRTC\_INT\_CNTL, 4-35  
 CRTC\_OFF\_PITCH, 4-34  
 CRTC\_V\_SYNC\_STRT\_WID, 4-33  
 CRTC\_V\_TOTAL\_DISP, 4-32  
 CRTC\_VLINE\_CRNT\_VLINE, 4-34  
 CRT<sub>xx</sub>, VGA CRTC registers, 7-5–7-17  
 CUR\_CLR0, 4-43  
 CUR\_CLR1, 4-44  
 CUR\_HORZ\_VERT\_OFF, 4-46  
 CUR\_HORZ\_VERT\_POSN, 4-45  
 CUR\_OFFSET, 4-45  
 Cursor End register (CRT0B), 7-10  
 Cursor Location (High Byte) register (CRT0E), 7-11  
 Cursor Location (Low Byte) register (CRT0F), 7-11  
 Cursor Start register (CRT0A), 7-9

## D

DAC control registers, 4-60  
 DAC Data register, 7-31  
 DAC Mask register, 7-30  
 DAC Read Current Color Index register, 7-30  
 DAC registers, VGA, 7-30  
 DAC Write Current Color Index register, 7-30  
 DAC\_CNTL, 4-61  
 DAC\_REGS, 4-60  
 Data path registers, 5-40  
 Data Rotate register (GRA03), 7-34  
 Destination trajectory registers, 5-1  
 DP\_BKGD\_CLR, 5-40  
 DP\_FOG\_CLR, 5-40  
 DP\_FRGD\_BKGD\_CLR, 5-41

DP\_FRGD\_CLR, 5-40  
 DP\_FRGD\_CLR\_MIX, 5-41  
 DP\_MIX, 5-47  
 DP\_PIX\_WIDTH, 5-43  
 DP\_SET\_GUI\_ENGINE, 5-49  
 DP\_SRC, 5-53  
 DP\_WRITE\_MSK, 5-42  
 Draw engine
 

- Bus mastering registers, 6-10
- Control registers, 2-3
  - Color compare, 5-53
  - Command FIFO, 5-56
  - Data path, 5-40
  - Draw engine composite control, 5-60
  - Draw engine status, 5-63
  - Host data, 5-30
  - Listings, 5-30
  - Pattern, 5-32
  - Scissors, 5-36
- Trajectory registers, 2-3
  - Destination trajectory, 5-1
  - Listings, 5-1
  - Source trajectory, 5-18

 DSP\_CONFIG, 4-8  
 DSP\_ON\_OFF, 4-8  
 DST\_BRES\_DEC, 5-1  
 DST\_BRES\_ERR, 5-2  
 DST\_BRES\_INC, 5-3  
 DST\_BRES\_LNTH, 5-4  
 DST\_CNTL, 5-5  
 DST\_HEIGHT, 5-8  
 DST\_HEIGHT\_WIDTH, 5-8  
 DST\_OFF\_PITCH, 5-9  
 DST\_WIDTH, 5-10  
 DST\_WIDTH\_HEIGHT, 5-11  
 DST\_X, 5-11  
 DST\_X\_WIDTH, 5-12  
 DST\_X\_Y, 5-13  
 DST\_Y, 5-13  
 DST\_Y\_X, 5-14

**E**

Enable Set/Reset register (GRA01), 7-32  
 End Horizontal Blanking register (CRT03), 7-6  
 End Horizontal Retrace register (CRT05), 7-7  
 End Vertical Blanking register (CRT16), 7-14  
 End Vertical Retrace register (CRT10), 7-12  
 End Vertical Retrace register (CRT11), 7-12  
 EXT\_MEM\_CNTL, 4-12

**F**

Feature Control register (GENFC), 7-22  
 FIFO\_STAT, 5-56

**G**

GEN\_TEST\_CNTL, 4-20  
 General I/O control registers, 4-1  
 GENxx, General VGA register, 7-22–7-25  
 GP\_IO, 4-1  
 Graphic Mode register (GRA05), 7-35  
 Graphics Controller Index Decode register (CRT1E,1F), 7-16  
 Graphics Controller Index register (GRAX), 7-31  
 Graphics Miscellaneous register (GRA06), 7-36  
 GRAxx, VGA graphics controller registers, 7-31–7-38  
 GUI\_CMDFIFO\_DATA, 5-58  
 GUI\_CMDFIFO\_DEBUG, 5-57  
 GUI\_CNTL, 5-58  
 GUI\_STAT, 5-63  
 GUI\_TRAJ\_CNTL, 5-60

**H**

Hardware cursor registers, 4-42  
 Horizontal Display Enable End register

(CRT01), 7-5  
 Horizontal Pel Panning register (ATTR13), 7-20  
 Horizontal Total register (CRT00), 7-5  
 Host data registers, 5-30  
 HOST\_CNTL, 5-31  
 HOST\_DATA, 5-30  
 HW\_DEBUG, 4-22

**I**

I/O mapping  
   Determining absolute address, 2-16  
   Determining base address, 2-16  
 Input Status 0 register (GENS0), 7-24  
 Input Status 1 register (GENS1), 7-23

**L**

LEAD\_BRES\_DEC, 5-1  
 LEAD\_BRES\_INC, 5-3  
 LEAD\_BRES\_LNTH, 5-4  
 Line Compare register (CRT18), 7-16  
 Linear aperture memory map  
   Illustration, 2-6

**M**

Map Mask register (SEQ02), 7-27  
 MEM\_ADDR\_CONFIG, 4-11  
 MEM\_BUF\_CNTL, 4-9  
 MEM\_CNTL, 4-16  
 MEM\_VGA\_RP\_SEL, 4-19  
 MEM\_VGA\_WP\_SEL, 4-18  
 Memory Buffer Control registers, 4-8, 4-9, 4-10, 4-11  
 Memory control registers, 4-12  
 Memory Map, auxiliary aperture  
   Illustration, 2-11  
 Memory Map, VGA aperture  
   Illustration, 2-12  
 Memory mapping

- Determining memory mapped address, 2-14
  - Non-Intel based, 2-8
  - Memory Mode register (SEQ04), 7-29
  - Miscellaneous Output register (GENMO), 7-23
  - Mode Control register (ATTR10), 7-18
  - Modes, aperture, 2-9
  - Modes, linear aperture memory map
    - Illustration, 2-6
- N**
- Notations and conventions, 1-2
- O**
- Offset register (CRT13), 7-13
  - Overscan Color register (ATTR11), 7-19
  - Overscan registers, 4-40
  - OVR\_CLR, 4-40
  - OVR\_WID\_LEFT\_RIGHT, 4-41
  - OVR\_WID\_TOP\_BOTTOM, 4-41
- P**
- PAT\_CNTL, 5-35
  - PAT\_REG0, 5-34
  - PAT\_REG1, 5-34
  - Pattern registers, 5-32
  - PCI configuration space registers, 2-4, 6-1
    - Adapter\_ID\_W, 6-7
    - Adapter\_ID, 6-5
    - ASIC\_ID, 6-2
    - Base\_Class\_Code, 6-4
    - BIOS\_ROM, 6-6
    - Bist, 6-4
    - Block\_Decoded\_I/O\_Base\_Address, 6-5
    - Cache\_Line\_Size, 6-4
    - Command, 6-2
    - Device\_ID, 6-1
    - Header\_Type, 6-4
    - Interrupt\_Line, 6-6
    - Interrupt\_Pin, 6-6
    - Latency\_Timer, 6-4
    - Maximum\_Latency, 6-7
    - Memory\_Aperture\_Base\_Address, 6-5
    - Minimum\_Grant, 6-6
    - Pointer\_To\_Capability, 6-6
    - Power\_Management\_Capabilities, 6-7
    - Power\_Management\_Control/Status, 6-7
    - Register\_Aperture\_Base\_Address, 6-5
    - Register\_Level\_Programming\_Interface, 6-3
    - Status, 6-2
    - Sub\_Class\_Code/Programmable\_Interface, 6-3
    - User\_Defined\_Configuration, 6-7
    - Vendor\_ID, 6-1
  - PLL registers
    - AGP1\_CNTL, 4-56
    - AGP2\_CNTL, 4-57
    - APLL\_STRAPS, 4-59
    - DLL\_CNTL, 4-54
    - DLL2\_CNTL, 4-57
    - MCKL\_FB\_DIV, 4-51
    - MPLL\_CNTL, 4-49
    - PLL\_EXT\_CNTL, 4-53
    - PLL\_GEN\_CNTL, 4-50
    - PLL\_REF\_DIV, 4-50
    - PLL\_TEST\_CNTL, 4-55
    - PLL\_TEST\_COUNT, 4-56
    - PLL\_VCLK\_CNTL, 4-51
    - SCLK\_FB\_DIV, 4-57
    - SPLL\_CNTL1, 4-58
    - SPLL\_CNTL2, 4-58
    - VCLK\_FB\_DIV, 4-52
    - VCLK\_POST\_DIV, 4-52
    - VCLK1\_FB\_DIV, 4-52
    - VCLK2\_FB\_DIV, 4-53
    - VCLK3\_FB\_DIV, 4-53

VFC\_CNTL, 4-55  
 VPLL\_CNTL, 4-49  
 Preset Row Scan register (CRT08), 7-8

## R

RAM Data Latch Readback register  
 (CRT22), 7-17  
 Read Map Select register (GRA04), 7-34  
 Register listings  
   by address, 3-2  
   by mnemonic, 3-7  
   VGA compatible registers, 7-1  
 Register summary  
   Accelerator CRTC and DAC, 2-2  
   Bus Mastering registers, 2-3  
   Draw engine control, 2-3  
   Draw engine trajectory, 2-3  
   PCI configuration space, 2-4  
   Setup and control, 2-2  
   Standard VGA, 2-4  
 Reset register (SEQ00), 7-26

## S

SC\_BOTTOM, 5-38  
 SC\_LEFT, 5-36  
 SC\_LEFT\_RIGHT, 5-37  
 SC\_RIGHT, 5-37  
 SC\_TOP, 5-38  
 SC\_TOP\_BOTTOM, 5-39  
 Scissors registers, 5-36  
 Scratch pad registers, 4-3  
 SCRATCH\_REG0, 4-3  
 SCRATCH\_REG1, 4-3  
 Sequencer Index register (SEQX), 7-26  
 SEQxx, VGA sequencer registers, 7-26–7-29  
 Set/Reset register (GRA00), 7-31  
 Setup and control registers, 2-2  
   Bus control, 4-4  
   Configuration, 4-24  
   General I/O control, 4-1

Listings, 4-1  
 Memory Buffer Control, 4-8  
 Memory control, 4-12  
 Scratch pad, 4-3  
 Test and Debug, 4-20

Source trajectory registers, 5-18  
 SRC\_CNTL, 5-18  
 SRC\_HEIGHT1, 5-20  
 SRC\_HEIGHT1\_WIDTH1, 5-21  
 SRC\_HEIGHT2, 5-22  
 SRC\_HEIGHT2\_WIDTH2, 5-22  
 SRC\_OFF\_PITCH, 5-23  
 SRC\_WIDTH1, 5-24  
 SRC\_WIDTH2, 5-24  
 SRC\_X, 5-25  
 SRC\_X\_START, 5-26  
 SRC\_Y, 5-26  
 SRC\_Y\_START, 5-27  
 SRC\_Y\_X, 5-28  
 SRC\_Y\_X\_START, 5-28  
 Start Address (High Byte) register  
 (CRT0C), 7-10  
 Start Address (Low Byte) register  
 (CRT0D), 7-11  
 Start Horizontal Blanking register  
 (CRT02), 7-6  
 Start Horizontal Retrace register  
 (CRT04), 7-6  
 Start Vertical Blanking register  
 (CRT15), 7-14  
 Start Vertical Retrace register  
 (CRT10), 7-12  
 System bus mastering registers, 6-8

## T

Test and Debug registers, 4-20  
 TIMER\_CONFIG, 4-9  
 TRAIL\_BRES\_DEC, 5-15  
 TRAIL\_BRES\_ERR, 5-14  
 TRAIL\_BRES\_INC, 5-15

## U

Underline Location register (CRT14), [7-13](#)

## V

Vertical Display Enable End register  
(CRT12), [7-13](#)

Vertical Total register (CRT06), [7-7](#)

VGA aperture memory map  
Illustration, [2-12](#)

VGA DAC registers, [7-30](#)

VGA Sleep register (GENVS), [7-22](#)

VGA\_DSP\_CONFIG, [4-10](#)

VGA\_DSP\_ON\_OFF, [4-11](#)

Video Subsystem Enable (Add on) register  
(GENENA), [7-25](#)

Video Subsystem Enable (Board) register  
(GENENB), [7-24](#)

## Z

Z\_CNTL, [5-16](#)

Z\_OFF\_PITCH, [5-16](#)